


54AC16472, 74AC16472 18-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS165A – JUNE 1990 – REVISED APRIL 1996

- **Members of the Texas Instruments Widebus™ Family**
- **3-State True Outputs**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process**
- **500-mA Typical Latch-Up Immunity at 125°C**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Pin Spacings**

54AC16472 . . . WD PACKAGE
74AC16472 . . . DL PACKAGE
(TOP VIEW)



description

The 'AC16472 are 18-bit registered transceivers that contain two sets of D-type latches for temporary storage of data flowing in either direction. They can be used as two 9-bit transceivers or one 18-bit transceiver. Separate latch-enable (\overline{LEAB} or \overline{LEBA}) and output-enable (\overline{OEAB} or \overline{OEBA}) inputs are provided for each register to permit independent control in either direction of data flow.

When \overline{OEAB} and \overline{LEAB} are both low, the A-to-B latches are transparent; a subsequent low-to-high transition of \overline{LEAB} puts the A latches in the storage mode. With \overline{OEAB} low, the B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires the use of the \overline{LEBA} and \overline{OEBA} inputs.

The 74AC16472 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54AC16472 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC16472 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

■ 8961723 0105426 114 ■

54AC16472, 74AC16472
18-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCAS165A - JUNE 1990 - REVISED APRIL 1996


FUNCTION TABLE†

INPUTS			OUTPUT
LEAB	OEAB	A	B
X	H	X	Z
H	L	X	B ₀ ‡
L	L	H	H
L	L	L	L

† A-to-B data flow is shown: B-to-A flow is similar but uses LEBA and OEBA.

‡ Output level before the indicated steady-state input conditions were established

logic symbols§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

8961723 0105427 050

54AC16472, 74AC16472
 18-BIT REGISTERED TRANSCIEVERS
 WITH 3-STATE OUTPUTS

SCAS165A - JUNE 1990 - REVISED APRIL 1996

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

8961723 0105428 T97

54AC16472, 74AC16472 18-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS165A – JUNE 1990 – REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 450 mA
Maximum power package dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package	1.4 W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 3)

		54AC16472			74AC16472			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	3	5	5.5	3	5	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 3$ V		2.1	$V_{CC} = 3$ V		2.1	V
		$V_{CC} = 4.5$ V		3.15	$V_{CC} = 4.5$ V		3.15	
		$V_{CC} = 5.5$ V		3.85	$V_{CC} = 5.5$ V		3.85	
V_{IL}	Low-level input voltage	$V_{CC} = 3$ V			0.9	$V_{CC} = 3$ V		0.9
		$V_{CC} = 4.5$ V			1.35	$V_{CC} = 4.5$ V		1.35
		$V_{CC} = 5.5$ V			1.65	$V_{CC} = 5.5$ V		1.65
V_I	Input voltage	0		V_{CC}	0		V_{CC}	V
V_O	Output voltage	0		V_{CC}	0		V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 3$ V			-4	$V_{CC} = 3$ V		-4
		$V_{CC} = 4.5$ V			-24	$V_{CC} = 4.5$ V		-24
		$V_{CC} = 5.5$ V			-24	$V_{CC} = 5.5$ V		-24
I_{OL}	Low-level output current	$V_{CC} = 3$ V			12	$V_{CC} = 3$ V		12
		$V_{CC} = 4.5$ V			24	$V_{CC} = 4.5$ V		24
		$V_{CC} = 5.5$ V			24	$V_{CC} = 5.5$ V		24
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
T_A	Operating free-air temperature	-55		125	-40		85	$^\circ\text{C}$

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

8961723 0105429 923

54AC16472, 74AC16472
18-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCAS165A - JUNE 1990 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54AC16472		74AC16472		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I _{OH} = -4 mA	3 V	2.58			2.48		2.48		
		4.5 V	3.94			3.8		3.8		
		5.5 V	4.94			4.8		4.8		
I _{OH} = -75 mA†	5.5 V				3.85		3.85			
V _{OL}	I _{OL} = 50 μA	3 V			0.1		0.1	0.1	V	
		4.5 V			0.1		0.1	0.1		
		5.5 V			0.1		0.1	0.1		
	I _{OL} = 12 mA	3 V			0.36		0.44	0.44		
		4.5 V			0.36		0.44	0.44		
	I _{OL} = 24 mA	3 V			0.36		0.44	0.44		
		4.5 V			0.36		0.44	0.44		
I _{OL} = 75 mA†	5.5 V					1.65	1.65			
I _I	Control inputs	V _I = V _{CC} or GND	5.5 V		±0.1		±1	±1	μA	
I _{OZ} ‡	A or B ports	V _O = V _{CC} or GND	5.5 V		±0.5		±5	±5	μA	
I _{CC}		V _I = V _{CC} or GND, I _O = 0	5.5 V		8		80	80	μA	
C _i	Control inputs	V _I = V _{CC} or GND	5 V		3				pF	
C _{io}	A or B ports	V _O = V _{CC} or GND	5 V		11.5				pF	

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		54AC16472		74AC16472		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, $\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$ low	4		4		4		ns
t _{su}	Setup time, data before $\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$ ↑	0.5		0.5		0.5		ns
t _h	Hold time, data after $\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$ ↑	3.5		3.5		3.5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		54AC16472		74AC16472		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, $\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$ low	4		4		4		ns
t _{su}	Setup time, data before $\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$ ↑	0.5		0.5		0.5		ns
t _h	Hold time, data after $\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$ ↑	2.5		2.5		2.5		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

8961723 0105430 645

54AC16472, 74AC16472
18-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCAS165A - JUNE 1990 - REVISED APRIL 1996

switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 3.3 V \pm 0.3 V$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ C$			54AC16472		74AC16472		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A or B	B or A	3.5	8	12.5	3.5	14.2	3.5	14.2	ns
t_{PHL}			3.9	8.4	12.8	3.9	13.9	3.9	13.9	
t_{PLH}	\overline{LEBA} or \overline{LEAB}	A or B	4.8	10.3	15.6	4.8	17.9	4.8	17.9	ns
t_{PHL}			4.7	9.7	14.7	4.7	16.3	4.7	16.3	
t_{PZH}	\overline{OEBA} or \overline{OEAB}	A or B	3.9	8.9	14	3.9	15.9	3.9	15.9	ns
t_{PZL}			5	11.2	17.6	5	19.7	5	19.7	
t_{PHZ}	\overline{OEBA} or \overline{OEAB}	A or B	4.4	7	9.4	4.4	10	4.4	10	ns
t_{PLZ}			4	6.4	8.7	4	9.4	4	9.4	

switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5 V \pm 0.5 V$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ C$			54AC16472		74AC16472		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A or B	B or A	2.9	5.6	8.4	2.9	9.5	2.9	9.5	ns
t_{PHL}			3.1	6	8.7	3.1	9.6	3.1	9.6	
t_{PLH}	\overline{LEBA} or \overline{LEAB}	A or B	3.9	7.3	10.3	3.9	11.7	3.9	11.7	ns
t_{PHL}			3.7	6.9	9.7	3.7	10.9	3.7	10.9	
t_{PZH}	\overline{OEBA} or \overline{OEAB}	A or B	3.1	6.2	8.9	3.1	10.2	3.1	10.2	ns
t_{PZL}			3.9	7.3	10.4	3.9	11.6	3.9	11.6	
t_{PHZ}	\overline{OEBA} or \overline{OEAB}	A or B	4.3	6.2	8.1	4.3	8.6	4.3	8.6	ns
t_{PLZ}			3.8	5.7	7.4	3.8	8	3.8	8	

operating characteristics, $V_{CC} = 5 V, T_A = 25^\circ C$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver	Outputs enabled	59	pF
		Outputs disabled	6	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1$ MHz, $Z_O = 50 \Omega$, $t_r = 3$ ns, $t_f = 3$ ns.
 D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms