
								ı	REVISI	ONS										
LTR	DESCRIPTION									DATE (YR-MO-DA)			APPROVED							
Α	Char	nges to	table I	; added	I RHA d	data. E	ditorial	change	es throu	ıghout.	ghout. 94-12-22			M. L. Poelking						
В	Char	nges in	accord	lance w	rith NO	R 5962	2-R372-	-97.						97-0	7-08		Mon	Monica L. Poelking		J
С	Incorporate revision B. Add device type 02. Add radiation fea type 01. Add case outline X. Add vendor CAGE number F888 boilerplate to MIL-PRF-38535 requirements. – LTG					atures fo	or devid	ce		02-0	)7-10		Thomas M. Hess							
REV				T		Τ				Γ	Γ	T	Τ			T			T	
REV SHEET																				
	С	С	С	С	С	С	C	C	C	С	С									
SHEET	C 15	C 16	C 17	C 18	C 19	C 20	C 21	C 22	C 23	C 24	C 25									
SHEET	1				19		-					C	C	C	C	C	C	C	C	С
SHEET REV SHEET	1			18	19		21	22	23	24	25	C 6	C 7	C 8	C 9	C 10	C 11	C 12	C C 13	C 14
SHEET REV SHEET REV STATUS	1			18 REV SHE	19	20 BY	21 C	22 C	23 C	24 C	25 C 5	6	7	-	9	10	11	12	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI	15	16		18 REV SHE PREI	19 / EET PARED	20 D BY J. Ricco	21 C 1	22 C	23 C	24 C	25 C 5	6	7 SE SI COL	8	9 Y CE US, O	10 NTER	11 R COL 43216	12 UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STAI MICRO DRA  THIS DRAWIN FOR US	NDAF OCIRC AWIN	RD CUIT G	17	18 REV SHE PREI TI	19 / EET PARED homas	D BY J. Ricco	21 C 1	22 C	23 C	C 4 MIC QU	25 C 5	e <b>FEN</b>	SE SI COL http:	8 UPPL UMBI	9 Y CE US, O vw.ds	NTER OHIO SCC.dl	COL 43216 a.mil	LUMB	13 <b>US</b> MOS,	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STAI MICRO DRA  THIS DRAWIN FOR US	NDAF OCIRO AWING NG IS A SE BY A RTMEN	RD CUIT G VAILAFALL ITS	17	18 REV SHE PREITI	19 / PARED Homas CKED Homas	D BY J. Ricc BY J. Ricc D BY L. Poel	21 C T T T T T T T T T T T T T T T T T T	22 C 2	23 C	C 4 MIC QU	25 C 5	e <b>FEN</b>	SE SI COL http:	UPPL UMBI DIGIT	9 Y CE US, O vw.ds	NTER OHIO SCC.dl	COL 43216 a.mil	LUMB	13 <b>US</b> MOS,	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STAI MICRO DRA  THIS DRAWIN FOR US DEPARTMEN	NDAF OCIRO AWING NG IS A SE BY A RTMEN	RD CUIT G VAILAR ALL ITS OF THE	17	18 REV SHE PREITI	19 / PARED Homas CKED Thomas PROVE	D BY L. Poel  APPR( 94-(  LEVEL	21 C C 1 State of the control of the	22 C 2	23 C	24 C 4 MIC QU MO	25 C 5	6 EFEN CIRCUSUFFI	SE SI COL http:	BUPPLUMBID://ww	9 Y CE US, O vw.ds	NTER OHIO SCC.dl	11 R COL 43216 a.mil	LUMB	US MOS,	14

# 1. SCOPE

- 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes B, Q, and M) and space application (device classes S and V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN is as shown in the following examples.



- 1.2.1 RHA designator. Device classes B, S, Q, and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type 01	Generic number	<u>Circuit function</u>		
01	54AC125	Quad buffer with three-state outputs		
02	54AC125	Quad buffer with three-state outputs		

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows:

Device class Device requirements documentation

Μ Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

B, S, Q, or V Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
С	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
D	GDFP1-F14 or CDFP2-F14	14	Flat pack
Χ	CDFP3-F14	14	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes B, S, Q, and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93253
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET

С

2

# 1.3 Absolute maximum ratings. 1/2/3/

## 1.4 Recommended operating conditions. 2/3/4/

Supply voltage range (V <sub>CC</sub> )	+0.0 V dc to V <sub>CC</sub> +0.0 V dc to V <sub>CC</sub>
Maximum low level input voltage (V <sub>IL</sub> )	0.90 V dc at $V_{CC} = 3.0$ V dc 1.08 V dc at $V_{CC} = 3.6$ V dc 1.35 V dc at $V_{CC} = 4.5$ V dc 1.65 V dc at $V_{CC} = 5.5$ V dc
Minimum high level input voltage (V <sub>IH</sub> )	2.10 V dc at $V_{CC}$ = 3.0 V dc 2.52 V dc at $V_{CC}$ = 3.6 V dc 3.15 V dc at $V_{CC}$ = 4.5 V dc 3.85 V dc at $V_{CC}$ = 5.5 V dc
Case operating temperature range (T <sub>C</sub> )	-55°C to +125°C
(V <sub>IN</sub> from 30% to 70% of V <sub>CC</sub> )	125 mV/ns
Maximum low level output current (I <sub>OL</sub> )	24 mA at $V_{CC}$ = 4.5 V and 5.5 V
Maximum high level output current (I <sub>OH</sub> )	-12 mA at $V_{CC}$ = 3.0 V and 3.6 V -24 mA at $V_{CC}$ = 4.5 V and 5.5 V

## 1.5 Radiation features.

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. The maximum junction temperature may be exceeded for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.
- 2/ Unless otherwise noted, all voltages are referenced to GND.
- 3/ The limits for the parameters specified herein shall apply over the full specified V<sub>CC</sub> range and case temperature range of -55°C to +125°C.
- $\underline{4}$ / Operation from 2.0 V dc to 3.0 V dc is provided for compatibility with data retention and battery back up systems. Data retention implies no input transitions and no stored data loss with the following conditions: V<sub>IH</sub> ≥ 70 percent of V<sub>CC</sub>, V<sub>IL</sub> ≤ 30 percent of V<sub>CC</sub>, V<sub>OH</sub> ≥ 70 percent of V<sub>CC</sub> at −20 μA, V<sub>OL</sub> ≤ 30 percent of V<sub>CC</sub> at 20 μA.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93253
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 3

## 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

### **SPECIFICATION**

#### DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

### **STANDARDS**

#### DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

#### **HANDBOOKS**

#### DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DOD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

## **ELECTRONIC INDUSTRIES ALLIANCE (EIA)**

JEDEC Standard No. 20 - Standardized for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

JEDEC Standard No. 17 - Standardized for Description of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Alliance, 2500 Wilson Blvd, Arlington, VA 22201-3834).

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

### 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93253
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 4

- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes B, S, Q, and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
  - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.5 <u>Ground bounce waveforms and test circuit</u>. The ground bounce waveforms and test circuit shall be as specified on figure 4.
  - 3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.
- 3.2.7 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range. Test conditions for these specified characteristics and limits are as specified in table I.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes B, S, Q, and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes B, S, Q, and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes B, S, Q, and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes B, S, Q, and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, appendix A.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 37 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93253
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 5

		TABLE I. Electrical p	erforma	ance character	istics.				
Test and MIL-STD-883 test method <u>1</u> /	$\label{eq:Symbol} \text{Symbol} \begin{array}{c} \text{Conditions} \\ -55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C} \; \underline{2}/\;\; \underline{3}/\\ 3.0 \; \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \; \text{V} \\ \text{unless otherwise specified} \end{array}$			Device type <u>4/</u> and device class	Vcc	Group A subgroups	Limits <u>5</u> /		Unit
							Min	Max	
High level output voltage 3006	V <sub>OH1</sub> <u>6</u> /	For all inputs affecting output under test  V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> For all other inputs		All All	3.0 V	1, 2, 3	2.9		V
	V <sub>OH2</sub> <u>6</u> /	$V_{IN} = V_{CC}$ or GND $I_{OH} = -50 \mu A$		AII AII	4.5 V	1, 2, 3	4.4		
	V <sub>OH3</sub> <u>7</u> / <u>8</u> /	For all inputs affecting output under test $V_{IN} = V_{IH}$ or $V_{IL}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -50 \mu A$		All All	5.5 V	1, 2, 3	5.4		V
			М	01		1	5.4		
			D	B, S, Q, V			5.4		
			L, R				5.4		
	V <sub>OH4</sub> <u>6</u> /	For all inputs affecting output under test	L, K	All	3.0 V	1, 2, 3	2.4		V
	<u>o</u>	$V_{IN} = V_{IH}$ or $V_{IL}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -12$ mA		All					
	V <sub>OH5</sub> 7/8/	For all inputs affecting output under test $V_{IN} = V_{IH}$ or $V_{IL}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -24$ mA		All All	4.5 V	1, 2, 3	3.7		V
			M	01		1	3.7		
			D	B, S, Q, V			3.7		
		P,	L, R				3.7		
	V <sub>OH6</sub> <u>6</u> /	For all inputs affecting output under test $V_{IN} = V_{IH}$ or $V_{IL}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -24$ mA		All All	5.5 V	1, 2, 3	4.7		V

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93253
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 6

		TABLE I. Electrical pe	erformance	e characteristics	<u>s</u> – Contin	ued.			
Test and MIL-STD-883 test method <u>1</u> /	$\begin{tabular}{lll} Symbol & Conditions \\ -55^{\circ}C \le T_{C} \le +125^{\circ}C \ \underline{2}/\\ 3.0 \ V \le V_{CC} \le 5.5 \ V\\ unless \ otherwise \ specifi \\ \end{tabular}$			Device type <u>4/</u> and device class	Vcc	Group A subgroups	Limits <u>5</u> /		Unit
						Min	Max		
High level output voltage 3006	V <sub>OH7</sub> 7/ <u>8</u> / <u>9</u> /	For all inputs affecti output under test $V_{IN} = V_{IH}$ or $V_{IL}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -50$ mA	ng	All All	5.5 V	1, 2, 3	3.85		V
			M	01		1	3.85		
			D	B, S, Q, V			3.85		
			P, L, R				3.85		
Low level output voltage 3007	V <sub>OL1</sub> <u>6</u> /	For all inputs affecti output under test V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> For all other inputs	ng	AII AII	3.0 V	1, 2, 3		0.1	V
	V <sub>OL2</sub> <u>6</u> /	$V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \mu A$		AII AII	4.5 V	1, 2, 3		01	V
	V <sub>OL3</sub> 7/ 8/	For all inputs affecti output under test V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	ng	All All	5.5 V	1, 2, 3		0.1	V
		For all other inputs $V_{IN} = V_{CC}$ or GND							
		Ι <sub>ΟL</sub> = 50 μΑ	M	01 B, S, Q, V		1		0.1	
			D	Σ, Θ, α, τ				0.1	
	V <sub>OL4</sub>	For all inputs affecti	P, L, R ng	All	4.5 V	1, 3		0.1	V
	<u>6</u> /	output under test $V_{IN} = V_{IH}$ or $V_{IL}$ For all other inputs		B, S, Q, V		2		0.5	
		$V_{IN} = V_{CC}$ or GND $I_{OL} = 12 \text{ mA}$		All		1		0.4	
		IOL - IZ IIIA		М					
						2, 3		0.5	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93253
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 7

	T	ABLE I. Electrical po	erformance	e characteristic	s – Conti	inued.			
Test and MIL-STD-883 test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125$ $3.0 \text{ V} \le V_{CC} \le 5$	5°C <u>2</u> / <u>3</u> /	Device type <u>4</u> / and device	V <sub>CC</sub>	Group A subgroups	Lim	nits <u>5</u> /	Unit
method <u>1</u> /		unless otherwise		class			Min	Max	
Low level output voltage	V <sub>OL5</sub>	For all inputs affect output under test	ting	All	4.5 V	1, 3		0.4	V
3007	<u>7</u> / <u>8</u> /	$V_{IN} = V_{IH}$ or $V_{IL}$		B, S, Q, V		2		0.5	
		For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 24 \text{ mA}$	3	All M		1		0.4	-
						2, 3		0.5	
			М	01		1		0.4	
			D	B, S, Q, V				0.4	
			P, L, R					0.4	-
	V <sub>OL6</sub> <u>6</u> /	For all inputs affect output under test $V_{IN} = V_{IH}$ or $V_{IL}$	ting	All B, S, Q, V	5.5 V	1, 3		0.4	V
		For all other inputs	<b>3</b>			2		0.5	
		$V_{IN} = V_{CC}$ or GND $I_{OL} = 24$ mA		All M		1		0.4	
					2, 3		0.5		
	$\begin{array}{c c} V_{\text{OL7}} & \text{For all inputs affect} \\ \hline \underline{7}/\underline{8}/\\ \underline{9}/ & V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \\ \text{For all other inputs} \\ V_{\text{IN}} = V_{\text{CC}} \text{ or GND} \\ I_{\text{OL}} = 50 \text{ mA} \end{array}$		_	All 5.5 V B, S, Q, V	1, 2, 3		1.65		
			М	01		1		1.65	
			D	B, S, Q, V				1.65	_
			P, L, R					1.65	1
Positive input clamp voltage 3022	V <sub>IC+</sub> 7/8/	For input under tes $I_{IN} = 1 \text{ mA}$	st	All B, S, Q, V	GND	1	0.4	1.5	V
			М	01		1	0.4	1.5	_
			D	B, S, Q, V		·		1.5	1
							0.4		_
Negative input	V <sub>IC-</sub>	For input under tes	P, L, R	All	Open	1	0.4 -0.4	1.5 -1.5	V
clamp voltage 3022	7/ 8/	I <sub>IN</sub> = -1 mA		B, S, Q, V	Орон	·	0.1	1.0	
			М	01		1	-0.4	-1.5	_
				B, S, Q, V		<u>'</u>			1
			D P, L, R				-0.4	-1.5 -1.5	1
See footnotes at end	of table.	•			•			•	<del></del>
MICRO	STANDA	RD DRAWING		SIZE <b>A</b>		5962-9325			3253
DEFENSE S		TER COLUMBUS			REVISI	REVISION LEVEL SHEET C			

TABLE I. <u>Electrical performance characteristics</u> – Continued.											
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Conditions $ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \; \underline{2}/\; \underline{3}/\\ 3.0 \; V \leq V_{CC} \leq 5.5 \; V \\ \text{unless otherwise specified} $		$-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}\text{C} \ \underline{2}/\ \underline{3}/$ $3.0 \ \text{V} \le \text{V}_{\text{CC}} \le 5.5 \ \text{V}$		Device type <u>4/</u> and device class	V <sub>CC</sub>	Group A subgroups	Lim	Limits <u>5</u> /	
							Min	Max			
Input current high			st	All	5.5 V	1		0.1	μΑ		
3010	<u>7</u> / <u>8</u> /	$V_{IN} = V_{CC}$ For all other inputs $V_{IN} = V_{CC}$ or GND		B, S, Q, V		2		1.0			
				All		1		0.1			
				M		2, 3		1.0			
			М	01		1		0.1			
		D	B, S, Q, V				0.1				
			P, L, R					0.1			
Input current low	I <sub>IL</sub>	For input under tes	st	All	5.5 V	1		-0.1	μΑ		
3009	<u>7</u> / <u>8</u> /	$V_{IN} = GND$ For all other inputs	<b>.</b>	B, S, Q, V		2		-1.0			
		$V_{IN} = V_{CC}$ or GND	•	All		1		-0.1			
				M		2, 3		-1.0			
			М	01		1		-0.1			
			D	B, S, Q, V				-0.1			
			P, L, R					-0.1	•		
Three-state output	I <sub>OZH</sub>	$V_{OUT} = V_{CC}$		All	5.5 V	1		0.5	μΑ		
leakage current high	<u>7</u> / <u>8</u> /	$An = V_{IH}$ For all other inputs	<b>.</b>	B, S, Q, V		2		10.0			
3021	<u>10</u> /	$V_{IN} = V_{CC}$ or GND	•	AII M		1		0.5			

01

B, S, Q, V

All

B, S, Q, V

All

Μ

01

B, S, Q, V

5.5 V

М

D

P, L, R

М

D

P, L, R

 $\begin{aligned} & \underbrace{V_{QUT}} = GND \\ & An = V_{IH} \\ & For all other inputs \\ & V_{IN} = V_{CC} \text{ or } GND \end{aligned}$ 

2, 3

1

2

1

2, 3

10.0

25.0

25.0

25.0

-0.5

-10.0

-0.5

-10.0

-25.0

-25.0

-25.0

μΑ

See footnotes at end of table.

Three-state output leakage current low

3020

 $I_{OZL}$ 

<u>7</u>/ <u>8</u>/

<u>10</u>/

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93253
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 9

Т	ABLE I.	Electrical performanc	e characteristic	<u>s</u> – Conti	nued.
		Conditions	Device	Voc	Group A

Test and MIL-STD-883 test method <u>1</u> /	Symbol	$-55^{\circ}C \le T_{C} \le +12$ 3.0 V $\le V_{CC} \le$	Conditions $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C} \; \underline{2}/\; \underline{3}/\\ 3.0 \; \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \; \text{V}\\ \text{unless otherwise specified}$		V <sub>CC</sub>	Group A subgroups	Lim	its <u>5</u> /	Unit
	<u> </u>						Min	Max	
Input capacitance 3012	C <sub>IN</sub>	See 4.4.1c T <sub>C</sub> = +25°		AII AII	GND	4		10.0	pF
Output capacitance 3012	Соит		ļ	AII AII	5.5 V	4		15.0	pF
Power dissipation capacitance	C <sub>PD</sub> <u>11</u> /			AII AII	5.0 V	4		70.0	pF
Quiescent supply	I <sub>CCH</sub>	Outputs open	-	All	5.5 V	1		2.0	μА
current, outputs high	<u>7</u> / <u>8</u> /	An = GND For all other input	is	B, S, Q, V		2		40.0	
3005		$V_{IN} = V_{CC}$ or GND		All		1		8.0	
				М		2, 3		160.0	
		1	М	01 B, S, Q, V		1		15.0	
			D	D, O, Q, V				100.0	
		1	P, L, R	1				700.0	
Quiescent supply	I <sub>CCL</sub>	Outputs open		All	5.5 V	1		2.0	μΑ
current, outputs		An = GND				2		40.0	
3005		For all other inputs $V_{IN} = V_{CC}$ or GND		All	1	1		8.0	
			ļ	М		2, 3		160.0	
		,	М	01	1	1		15.0	
			D	B, S, Q, V				100.0	
		1	P, L, R	-				700.0	}
Quiescent supply	I <sub>CCZ</sub>	Outputs open		All	5.5 V	1		2.0	μА
current, outputs three-state	<u>7</u> / <u>8</u> /	An = V <sub>CC</sub> For all other input	i <b>c</b>	B, S, Q, V		2		40.0	
3005	<u>10</u> /	$V_{IN} = V_{CC}$ or GND		All		1		8.0	
			I	М		2, 3		160.0	[
		!	М	01		1		15.0	
		!	D	B, S, Q, V				100.0	
		,	P, L, R	1				700.0	
Low level ground bounce noise	V <sub>GBL</sub> <u>12</u> /	$V_{LD} = 2.5 \text{ V}$ $I_{OL} = +24 \text{ mA}$ see figure 4	'	All B, S, Q, V	4.5 V	4		1500	mV
High level ground bounce noise	V <sub>GBH</sub> <u>12</u> /	$V_{LD} = 2.5 \text{ V}$ $I_{OH} = -24 \text{ mA}$ see figure 4		All B, S, Q, V	4.5 V	4		1500	mV

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93253
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 10

	TA	BLE I. Electrical performance	characteristics	<u>-</u> Contin	ued.			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Conditions $ -55^{\circ}C \le T_C \le +125^{\circ}C \ \underline{2}/\ \underline{3}/ \\ 3.0 \ V \le V_{CC} \le 5.5 \ V \\ \text{unless otherwise specified} $	Device type <u>4/</u> and device class	V <sub>CC</sub>	Group A subgroups	Limits <u>5</u> /		Unit
						Min	Max	
Latch-up input/ output over- voltage	I <sub>CC</sub> (O/V1) <u>13</u> /	$\begin{split} t_w &\geq 100~\mu\text{s} \\ t_{\text{COOI}} &\geq t_w \\ 5~\mu\text{s} &\leq t_r \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t_f \leq 5~\text{ms} \\ V_{\text{test}} &= 6.0~\text{V} \\ V_{\text{CCQ}} &= 5.5~\text{V} \\ V_{\text{over}} &= 10.5~\text{V} \end{split}$	All B, S, Q, V	5.5 V	2		200	mA
Latch-up input/ output positive over-current	I <sub>CC</sub> (O/I1+) 13/	$\begin{split} t_\text{W} &\geq 100~\mu\text{s} \\ t_\text{COOI} &\geq t_\text{W} \\ 5~\mu\text{s} &\leq t_\text{r} \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t_\text{f} \leq 5~\text{ms} \\ V_\text{test} &= 6.0~\text{V} \\ V_\text{CCQ} &= 5.5~\text{V} \\ I_\text{trigger} &= +120~\text{mA} \end{split}$	Al B, S, Q, V	5.5 V	2		200	mA
Latch-up input/ output negative over-current	I <sub>CC</sub> (O/I1-) 13/	$\begin{split} t_w &\geq 100~\mu\text{s} \\ t_{\text{COOI}} &\geq t_w \\ 5~\mu\text{s} &\leq t_r \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t_f \leq 5~\text{ms} \\ V_{\text{test}} &= 6.0~\text{V} \\ V_{\text{CCQ}} &= 5.5~\text{V} \\ I_{\text{trigger}} &= -120~\text{mA} \end{split}$	AII B, S, Q, V	5.5 V	2		200	mA
Latch-up supply over-voltage	I <sub>CC</sub> (O/V2) <u>13</u> /	$\begin{split} t_w &\geq 100~\mu\text{s} \\ t_{cool} &\geq t_w \\ 5~\mu\text{s} &\leq t_r \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t_f \leq 5~\text{ms} \\ V_{test} &= 6.0~\text{V} \\ V_{CCQ} &= 5.5~\text{V} \\ V_{over} &= 9.0~\text{V} \end{split}$	All B, S, Q, V	5.5 V	2		100	mA
Truth table test, output voltage 3014	7/ 8/ 14/	For all inputs $V_{IN} = V_{IH}$ or $V_{IL}$ Verify output $V_{OUT}$ See 4.4.1e	AII AII	3.0 V	7, 8	L	Н	
		M	01		7	L	Н	
		D	B, S, Q, V			L	Н	-
		P, L, R				L	H	-
		For all inputs $V_{IN} = V_{IH} \text{ or } V_{IL}$ $Verify \text{ output } V_{OUT}$	AII AII	4.5 V	7, 8	L	Н	
		See 4.4.1e M D P, L, R	01 B, S, Q, V		7	L L	H H H	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93253
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 11

	TA	ABLE I. Electrical pe	erformance	characteristics	<u>s</u> – Contin	ued.			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	$\begin{tabular}{ll} Condition \\ -55^{\circ}C \le T_C \le +12 \\ 3.0 \ V \le V_{CC} \le \\ unless \ otherwise \\ \end{tabular}$	5°C <u>2</u> / <u>3</u> / 5.5 V	Device type <u>4/</u> and device class	V <sub>CC</sub>	Group A subgroups	Limi	ts <u>5</u> /	Unit
							Min	Max	
Propagation delay	t <sub>PHL</sub> ,	$C_L = 50 \text{ pF minim}$	um	All	3.0 V	9, 11	1.0	9.0	ns
time, data to output, Bn to On 3003	t <sub>PLH</sub> <u>7</u> / <u>8</u> /	$R_L = 500\Omega$ See figure 5		B, S, Q, V		10	1.0	10.0	
0000	<u>15</u> / <u>16</u> /		AII M		9	1.0	9.0		
						10, 11	1.0	10.0	
			M D	01 B, S, Q, V		9	1.0	9.0	
				2, 0, 0, 1			1.0	9.0	
			P, L, R				1.0	9.0	
				All	4.5 V	9, 11	1.0	7.0	
				B, S, Q, V		10	1.0	8.5	
			All M		9	1.0	7.0		
				•••		10, 11	1.0	8.5	
			М	01		9	1.0	7.0	
			D	B, S, Q, V			1.0	7.0	
			P, L, R				1.0	7.0	
Propagation delay time, output	t <sub>PZH</sub> ,	C <sub>L</sub> = 50 pF minimu	um	All	3.0 V	9, 11	1.0	10.0	ns
enable An to On	t <sub>PZL</sub> <u>7</u> / <u>8</u> /	$R_L = 500\Omega$ See figure 5		B, S, Q, V		10	1.0	11.0	
3003	<u>15</u> / <u>16</u> /			All M		9,	1.0	10.0	
						10, 11	1.0	11.0	
			М	01 B, S, Q, V		9	1.0	10.0	
			D	D, O, Q, V			1.0	10.0	
			P, L, R				1.0	10.0	
				All	4.5 V	9, 11	1.0	8.0	
				B, S, Q, V		10	1.0	8.5	
				All M		9	1.0	8.0	
				•••		10, 11	1.0	8.5	
		M	01	1	9	1.0	8.0		
			D	B, S, Q, V			1.0	8.0	
			P, L, R				1.0	8.0	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93253
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET <b>12</b>

	TABLE I. <u>Electrical performance characteristics</u> – Continued.													
Test and MIL-STD-883 test method <u>1</u> /	Symbol	$ \begin{array}{c} Conditions \\ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \; \underline{2}/\; \underline{3}/\\ 3.0 \; V \leq V_{CC} \leq 5.5 \; V\\ unless \; otherwise \; specified \\ \end{array} $		Device type <u>4</u> / and device class	V <sub>CC</sub>	Group A subgroups	Limi	its <u>5</u> /	Unit					
							Min	Max						
Propagation delay	t <sub>PHZ</sub> ,	$C_L = 50 \text{ pF minimu}$	ım	All	3.0 V	9, 11	1.0	10.0	ns					
time, output <u>dis</u> able An to On	t <sub>PLZ</sub> 7/8/	$R_L = 500\Omega$ See figure 5		B, S, Q, V	•	10	1.0	11.0						
An to On 3003	15/ 16/	occ ligare o		All		9,	1.0	10.0						
			M											
						10, 11	1.0	11.0						
			М	01		9	1.0	10.0						
			D	B, S, Q, V			1.0	10.0						
			P, L, R				1.0	10.0						
			All B, S, Q, V			_				4.5 V	9, 11	1.0	9.0	
					10	1.0	9.5							
				All		9	1.0	9.0						
				M		40.44	4.0	0.5						
						10, 11	1.0	9.5						
			М	01	1	9	1.0	9.0						
			D	B, S, Q, V			1.0	9.0						
	1	1		1	I	1								

1/ For tests not listed in the referenced MIL-STD-883 [e.g. I<sub>CC</sub> (O/V1)], utilize the general test procedure under the conditions listed herein. All inputs and outputs shall be tested as applicable, to the tests in table I herein.

9.0

P, L, R

- 2/ Each input/output, as applicable, shall be tested at the specified temperature for the specified limits. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
  - a.  $V_{IC}$  (pos) tests, the GND terminal can be open.  $T_C = +25$ °C.
  - b.  $V_{IC}$  (neg) tests, the  $V_{CC}$  terminal shall be open.  $T_C = +25^{\circ}C$ .
  - c. For all I<sub>CC</sub> tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.

The values to be used for  $V_{IH}$  and  $V_{IL}$  shall be the  $V_{IH}$  minimum and  $V_{IL}$  maximum values listed in section 1.4 herein. All devices shall meet the limits specified in table I, as applicable, at 3.0 V  $\leq$  V<sub>CC</sub>  $\leq$  3.6 V and 4.5 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V.

- 3/ Device type 01 supplied to this SMD is tested at all levels M, D, P, L, and R of irradiation. Pre and post irradiation values are identical unless otherwise specified in table I.
- 4/ The word "All" in the device type and device class column, means non-RHA limits for all device types and classes. Whereas M, D, P, L, and R in the conditions column are postirradiation limits for those device types and classes specified in the device type and device class column.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93253
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 13

# TABLE I. <u>Electrical performance characteristics</u> – Continued.

- 5/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 6/ For device classes B, S, Q, and V, this test is guaranteed, if not tested, to the limits specified in table I.
- $\underline{7}$ / RHA samples do not have to be tested at -55°C and +125°C postirradiation.
- 8/ When performing postirradiation electrical measurements for RHA level,  $T_A = +25^{\circ}C$ . Limits shown are guaranteed at  $T_A = +25^{\circ}C \pm 5^{\circ}C$ .
- $\underline{9}$ / Transmission driving tests are performed at  $V_{CC} = 5.5 \text{ V}$  dc with a 2 ms duration maximum. This test may be performed using  $V_{IN} = V_{CC}$  or GND. When  $V_{IN} = V_{CC}$  or GND is used, the test is guaranteed for  $V_{IN} = V_{IH}$  or  $V_{IL}$ .
- 10/ Three-state output conditions are required.
- Power dissipation capacitance ( $C_{PD}$ ) determines the no load dynamic power consumption,  $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC})$ . The dynamic current consumption,  $I_S = (C_{PD} + C_L) V_{CC} f + I_{CC}$ . For both  $P_D$  and  $I_S$ : f is the frequency of the input signal.
- This test is for qualification only. Ground bounce tests are performed on a nonswitching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture with all outputs fully dc loaded ( $I_{OL}$  maximum and  $I_{OH}$  maximum = i.e., ±24 mA) and 50 pF of load capacitance (see figure 4). The loads must be located as close as possible to the device output. Inputs are then conditioned with 1 MHz pulse ( $t_r = t_f = 3.5 \pm 1.5$  ns) switching simultaneously and in phase such that one output is forced low and all others (possible) are switched. The low level ground bounce noise is measured at the quiet output using a F.E.T. oscilloscope probe with at least 1 MΩ impedance. Measurement is taken from the peak of the largest positive pulse with respect to the nominal low level output voltage (see figure 4). The device inputs are then conditioned such that the output under test is at a high nominal  $V_{OH}$  level. The high level ground bounce measurement is then measured from nominal  $V_{OH}$  level to the largest negative peak. This procedure is repeated such that all outputs are tested at a high and low level with a maximum number of outputs switching.
- $\underline{13}$ / See JEDEC STD. 17 for electrically induced latch-up test methods and procedures. The values listed for  $V_{trigger}$ ,  $I_{trigger}$ , and  $V_{over}$ , are to be accurate within  $\pm 5$  percent.
- Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. For  $V_{CC} = 4.5 \text{ V}$  and 5.5 V,  $H \ge 2.5 \text{ V}$  and L < 2.5 V. For  $V_{CC} = 3.0 \text{ V}$  and 3.6 V,  $H \ge 1.5 \text{ V}$  and L < 1.5 V. Alternatively, for any value of  $V_{CC}$ ,  $H \ge 0.50 \text{V}_{CC}$  and  $L < 0.50 \text{V}_{CC}$  are acceptable. For all device classes, functional tests at  $V_{CC} = 3.0 \text{ V}$ , 3.6 V, and 5.5 V are guaranteed, if not tested. Tests at  $V_{CC} = 3.0 \text{ V}$  are required for RHA specified devices only ( $T_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ).

STANDARD
MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

SIZE <b>A</b>		5962-93253
	REVISION LEVEL C	SHEET <b>14</b>

# TABLE I. <u>Electrical performance characteristics</u> – Continued.

- Device classes B, S, Q, and V are tested at  $V_{CC} = 3.0 \text{ V}$  and  $V_{CC} = 4.5 \text{ V}$  at  $T_C = +125^{\circ}\text{C}$  for sample testing and at  $V_{CC} = 3.0 \text{ V}$  and  $V_{CC} = 4.5 \text{ V}$  at  $T_C = +25^{\circ}\text{C}$  for screening. Other voltages of  $V_{CC}$  and temperatures are guaranteed, if not tested, see 4.4.1d.
- $\underline{16}/$  AC limits at  $V_{CC} = 5.5$  V are equal to the limits at  $V_{CC} = 4.5$  V and guaranteed by testing at  $V_{CC} = 4.5$  V. AC limits at  $V_{CC} = 3.6$  V are equal to the limits at  $V_{CC} = 3.0$  V and guaranteed by testing at  $V_{CC} = 3.0$  V. Minimum ac limits for  $V_{CC} = 5.5$  V and  $V_{CC} = 3.6$  V are 1.0 ns. The minimum ac limits at  $V_{CC} = 3.0$  V, 3.6 V, and 5.5 V are guaranteed by guardbanding the  $V_{CC} = 4.5$  V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

Device types			
	01 and 02		
Case outlines			
	C, D, X	2	
Terminal number	Terminal	symbol	
1	A0	NC	
2	В0	A0	
3	00	В0	
4	A1	00	
5	B1	NC	
6	O1	<del>-</del> A1	
7	GND	NC	
8	O3	B1	
9	B3	O1	
10	A3	GND	
11	O2	NC	
12	B2	O3	
13	A2	<u>B</u> 3	
14	Vcc	A3	
15		NC	
16		O2	
17		NC	
18		<u>B</u> 2	
19		A2	
20		$V_{CC}$	

NC = No connection

PIN Description		
Terminal Symbol	Description	
An (n = 0 to 3)	Output enable control inputs	
Bn (n = 0 to 3)	Data inputs	
On (n = 0 to 3)	Three-state outputs	

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93253
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET <b>15</b>

Inputs		Outputs	
An	Bn	On	
L	L	L	
L	Н	Н	
Н	X	Z	

H = High voltage level L = Low voltage level X = Irrelevant Z = High impedance

FIGURE 2. Truth table.





FIGURE 3. Logic diagram.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93253
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 16





NOTE: Resistor and capacitor tolerance =  $\pm 10\%$ 

FIGURE 4. Ground bounce waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93253
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET <b>17</b>







# NOTES:

- 1. When measuring  $t_{PLZ}$  and  $t_{PZL}$ :  $V_{test} = 2 x V_{CC}$ .
- 2. When measuring  $t_{PHZ}$ ,  $t_{PZH}$ ,  $t_{PLH}$  and  $t_{PHL}$ :  $V_{test}$  = open.
- 3.  $C_L = 50$  pF minimum or equivalent (includes test jig and probe capacitance).
- 4.  $R_L = 500\Omega$  or equivalent.
- 5.  $R_T = 50\Omega$  or equivalent.
- 6. Input signal from pulse generator:  $V_{IN}$  = 0.0 V to  $V_{CC}$ ; PRR  $\leq$  10 MHz;  $t_r \leq$  2.5 ns;  $t_f \leq$  2.5 ns;  $t_r$  and  $t_f$  shall be measured from 10% of  $V_{CC}$  to 90% of  $V_{CC}$ , and 90% of  $V_{CC}$  to 10% of  $V_{CC}$ , respectively; duty cycle = 50%.
- 7. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 8. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93253
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 18

#### 4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes B, S, Q, and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes B, S, Q, and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device classes M, B, and S.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
      - (2)  $T_A = +125^{\circ}C$ , minimum.
      - (3) Delete the sequence specified in 3.1.10 through 3.1.14 of method 5004 and substitute the first 7 test requirements of table II herein.
      - (4) For device class M, unless otherwise specified, the requirements for device class B in method 1015 of MIL-STD-883 shall be followed.
      - (5) Static burn-in, device classes B and S, test condition A, test method 1015 of MIL-STD-883 (unless otherwise specified in the QM plan). Test duration for each static test shall be 24 hours minimum for class S devices and in accordance with table I of method 1015 for class B devices.
        - (a) For static burn-in I, all inputs shall be connected to GND. Outputs may be open or connected to  $V_{CC}/2 \pm 0.5 \text{ V}$ . Resistors R1 are optional on both inputs and open outputs, and required on outputs connected to  $V_{CC}/2 \pm 0.5 \text{ V}$ . R1 =  $220\Omega$  to 47 k $\Omega$ .
        - (b) For static burn-in II, all inputs shall be connected through the R1 resistors to  $V_{CC}$ . Outputs may be open or connected to  $V_{CC}/2 \pm 0.5 \text{ V}$ . Resistors R1 are optional on open outputs, and required on outputs connected to  $V_{CC}/2 \pm 0.5 \text{ V}$ . R1 = 220 $\Omega$  to 47 k $\Omega$ .
        - (c)  $V_{CC} = 5.5 \text{ V} + 0.5 \text{ V}, -0.00 \text{ V}.$
      - (6) Dynamic burn-in, device classes B and S, test condition D, method 1015 of MIL-STD-883 (unless otherwise specified in the QM plan).
        - (a) Input resistors =  $220\Omega$  to  $2 k\Omega \pm 20$  percent.
        - (b) Output resistors =  $220\Omega \pm 20$  percent.
        - (c)  $V_{CC} = 5.5 \text{ V} + 0.5 \text{ V}, -0.00 \text{ V}.$

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93253
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET <b>19</b>

- (d) Each Bn input shall be connected through the resistors in parallel to a common clock pulse (CP). Each  $\overline{\text{An}}$  input shall be connected through a resistor to GND. Each output shall be connected through resistor to  $V_{\text{CC}}/2 \pm 0.5 \text{ V}$ .
- (e) CP = 25 kHz to 1 MHz square wave; duty cycle = 50 percent  $\pm$ 15 percent;  $V_{IH}$  = 4.5 V to  $V_{CC}$ ,  $V_{IL}$  = 0 V  $\pm$ 0.5 V;  $t_r$ ,  $t_f$   $\leq$  100 ns.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. For class S devices, post dynamic burn-in, or class B devices, post static burn-in, electrical parameter measurements may, at the manufacturer's option, be performed separately or included in the final electrical parameter requirements.

### 4.2.2 Additional criteria for device classes B, S, Q, and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- Additional screening for device class S or V beyond the requirements of device class B or Q shall be as specified in MIL-PRF-38535, appendix B.

# 4.2.3 Percent Defective Allowable (PDA).

- a. The PDA for class S or V devices shall be 5 percent for static burn-in and 5 percent for dynamic burn-in, based on the exact number of devices submitted to each separate burn-in.
- b. Static burn-in I and II failures shall be cumulative for determining the PDA.
- c. The PDA for class B or Q devices shall be in accordance with MIL-PRF-38535 for static burn-in. Dynamic burn-in is not required.
- d. The PDA for class M devices shall be in accordance with MIL-PRF-38535, appendix A for static burn-in and dynamic burn-in.
- e. Those devices whose measured characteristics, after burn-in, exceed the specified delta limits or electrical parameter limits specified in table I, subgroup 1, are defective and shall be removed from the lot. The verified number of failed devices times 100 divided by the total number of devices in the lot initially submitted to burn-in shall be used to determine the percent defective for the lot and the lot shall be accepted or rejected based on the specified PDA.

STANDARD
MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

SIZE <b>A</b>		5962-93253
	REVISION LEVEL C	SHEET 20

# 4.3 Qualification inspection.

- 4.3.1 <u>Qualification inspection for device classes B, S, Q, and V.</u> Qualification inspection for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes B, S, Q, and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

TABLE II. Electrical test requirements.

Test requirements, MIL-STD-883 test method	Subgroups 1/ (in accordance with MIL-STD-883, method 5005, table I)	Subgroups 1/ (in accordance with MIL-PRF-38535, table III)			
	Device class M	Device <u>2</u> / class B	Device <u>2</u> / class S	Device class Q	Device class V
Interim electrical parameters, method 5004		1	1	1	1
Static burn-in I, method 1015 (see 4.2.1a)	<u>3</u> /	Not required	Required 4/	Not required	Required <u>4</u> /
Interim electrical parameters, method 5004 (see 4.2.1b)			1 <u>5</u> /		1 <u>5</u> /
Static burn-in II, method 1015 (see 4.2.1a)	<u>3</u> /	Required <u>6</u> /	Required <u>4</u> /	Required <u>6</u> /	Required <u>4</u> /
Interim electrical parameters, method 5004 (see 4.2.1b)		1 <u>2</u> / <u>5</u> /	1 <u>2</u> / <u>5</u> /	1 <u>2</u> / <u>5</u> /	1 <u>2</u> / <u>5</u> /
Dynamic burn-in I, method 1015 (see4.2.1a)	<u>3</u> /	Not required	Required 4/	Not required	Required 4/
Interim electrical parameters, method 5004 (see 4.2.1b)			1 <u>5</u> /		1 <u>5</u> /
Final electrical parameters, method 5004 (see 4.2)	<u>2</u> / 1, 2, 3, 7, 8, 9	<u>2</u> / <u>6</u> / 1, 2, 7, 9	<u>2</u> / 1, 2, 7, 9	<u>2</u> / <u>6</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements, method 5005 (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group B end-point electrical parameters, method 5005 (see 4.4)			<u>5</u> / 1, 2, 3, 7, 8, 9, 10, 11		
Group C end-point electrical parameters, method 5005 (see 4.4)	1, 2, 3	<u>5</u> / 1, 2, 3		<u>5</u> / 1, 2, 3	<u>5</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters, method 5005 (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters, method 5005 (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9

See footnotes on next page.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93253
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET <b>21</b>

## TABLE II. Electrical test requirements - Continued.

- 1/ Blank spaces indicate tests are not applicable.
- 2/ PDA applies to subgroup 1 (see 4.2.3). For device classes S and V, PDA applies to subgroups 1 and 7 (see 4.2.3).
- 3/ The burn-in shall meet the requirements of 4.2.1a herein.
- 4/ On all class S lots, the device manufacturer shall maintain read-and-record data (as a minimum on disk) for burn-in electrical parameters (group A, subgroup 1), in accordance with test method 5004 of MIL-STD-883. For preburn-in and interim electrical parameters the read-and-record requirements are for delta measurements only.
- 5/ Delta limits shall be required only on table I, subgroup 1. The delta values shall be computed with reference to the previous interim electrical parameters. The delta limits are specified in table III.
- 6/ The device manufacturer may at his option either complete subgroup 1 electrical parameter measurements, including delta measurements, within 96 hours after burn-in completion (removal of bias; or may complete subgroup 1 electrical measurements without delta measurements within 24 hours after burn-in completion (removal of bias). When the manufacturer elects to perform the subgroup 1 electrical parameter measurements without delta measurements, there is no requirement to perform the pre-burn-in electrical tests (first interim electrical parameters test in table II).

### 4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Latch-up and ground bounce tests are required for device classes B, S, Q, and V. These tests shall be performed only for initial qualification and after process or design changes which may affect the performance of the device. Latch-up tests shall be considered destructive. For latch-up and ground bounce tests, test all applicable pins on five devices with zero failures.
- c. C<sub>IN</sub>, C<sub>OUT</sub>, and C<sub>PD</sub> shall be measured only for initial qualification and after process or design changes which may affect capacitance. C<sub>IN</sub> and C<sub>OUT</sub> shall be measured between the designated terminal and GND at a frequency of 1MHz. C<sub>PD</sub> shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C<sub>IN</sub>, C<sub>OUT</sub>, and C<sub>PD</sub>, test all applicable pins on five devices with zero failures.
- d. For device classes B, S, Q, and V, subgroups 9 and 11 tests shall be measured only for initial qualification and after process or design changes which may affect dynamic performance.
- e. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table on figure 2 herein. The test vectors used to verify the truth table shall test all possible input to output logic patterns. For device classes B, S, Q, and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- 4.4.2 <u>Group B inspection</u>. When applicable, the group B inspection end-point electrical parameters shall be as specified in table II herein. For device class S steady-state life tests, the test shall be maintained by the manufacturer and shall be made available to the acquiring or preparing activity upon request.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE <b>A</b>		5962-93253
		REVISION LEVEL C	SHEET 22

- 4.4.3 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.3.1 Additional criteria for device class M . Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - b.  $T_A = +125$ °C, minimum.
  - c. Test duration: 1.000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.3.2 Additional criteria for device classes B, S, Q, and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - 4.4.4 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. For device classes B, S, Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
  - d. RHA tests for device classes M, B, S, Q, and V for levels M, D, P, L, and R shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
  - e. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table II herein.

STANDARD		
MICROCIRCUIT DRAWING		

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

SIZE <b>A</b>		5962-93253
	REVISION LEVEL C	SHEET 23

TABLE III. <u>Burn-in and operating life test delta parameters (+25°C)</u>.

Parameter 1/	Symbol	Device types	Delta Limits
Supply current	I <sub>CCH</sub> , I <sub>CCL</sub> , I <sub>CCZ</sub>	01	±100 nA 2/
		02	±300 nA
Input current low level	I <sub>IL</sub>	02	±20 nA
Input current high level	I <sub>IH</sub>	02	±20 nA
Output voltage low level $V_{CC} = 5.5 \text{ V } I_{OL} = 24 \text{ mA}$	$V_{OL}$	02	±0.04 V
Output voltage high level V <sub>CC</sub> = 5.5 V I <sub>OH</sub> = -24 mA	V <sub>OH</sub>	02	±0.20 V

- 1/ These parameters shall be recorded before and after the required burn-in and life test to determine delta limits.
- 2/ Guaranteed, if not tested.
- 4.4.5.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:
  - a. Inputs tested high,  $V_{CC}$  = 5.5 V dc ±5%,  $R_{CC}$  = 10 $\Omega$  ±20%,  $V_{IN}$  = 5.0 V dc +5%,  $R_{IN}$  = 1 k $\Omega$  ±20%, and all outputs are open.
  - b. Inputs tested low,  $V_{CC}$  = 5.5 V dc  $\pm 5\%$ ,  $R_{CC}$  = 10 $\Omega$   $\pm 20\%$ ,  $V_{IN}$  = 0.0 V dc,  $R_{IN}$  = 1 k $\Omega$   $\pm 20\%$ , and all outputs are open.
- 4.4.5.1.1 Accelerated aging test. Accelerated aging shall be performed on classes M, B, S, Q, and V devices requiring an RHA level greater than 5k rads (Si). The post-anneal end point electrical parameter limits shall be as specified in table I herein and shall be the preirradiation end point electrical parameter limit at  $25^{\circ}$ C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
  - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
  - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes B, S, Q, and V or MIL-PRF-38535, appendix A for device class M.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 Substitutability. Device classes B and Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93253
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 24

6.4 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547. 6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331. 6.6 Sources of supply. 6.6.1 Sources of supply for device classes B, S, Q, and V. Sources of supply for device classes B, S, Q, and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing. 6.6.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA. **STANDARD** SIZE 5962-93253 Α MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS **REVISION LEVEL** SHEET COLUMBUS, OHIO 43216-5000 С 25

## STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 02-07-10

Approved sources of supply for SMD 5962-93253 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard	Vendor	Vendor
microcircuit drawing PIN <u>1</u> /	CAGE number	similar PIN <u>2</u> /
5962-9325301B2A	27014	JM54AC125B2A
5962-9325301BCA	27014	JM54AC125BCA
5962-9325301BDA	27014	JM54AC125BDA
5962-9325301S2A	<u>3</u> /	JM54AC125S2A
5962-9325301SCA	<u>3</u> /	JM54AC125SCA
5962-9325301SDA	<u>3</u> /	JM54AC125SDA
5962R9325301B2A	27014	JM54AC125B2A-RH
5962R9325301BCA	27014	JM54AC125BCA-RH
5962R9325301BDA	27014	JM54AC125BDA-RH
5962R9325301S2A	27014	JM54AC125S2A-RH
5962R9325301SCA	27014	JM54AC125SCA-RH
5962R9325301SDA	27014	JM54AC125SDA-RH
5962-9325302QXA	F8859	54AC125K02Q
5962-9325302QXC	F8859	54AC125K01Q
5962-9325302VXA	F8859	54AC125K02V
5962-9325302VXC	F8859	54AC125K01V

See footnotes on next sheet.

### STANDARD MICROCIRCUIT DRAWING BULLETIN - Continued

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ No longer available from an approved source of supply.

 Vendor CAGE
 Vendor name

 number
 and address

27014 National Semiconductor 2900 Semiconductor Drive

P. O. Box 58090

Santa Clara, CA 95052-8090

F8859 STMicroelectronics

3 rue de Suisse

BP4199

35041 RENNES cedex2-FRANCE

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.