AT27LV512R

Features

- Wide Power Supply Range, 3.0 VDC to 5.5 VDC
- Compatible with JEDEC Standard AT27C512R
- Low Power 3-Volt CMOS Operation

100 μA max. Standby

26mW max. Active at 3.3 MHz for Vcc = 3.3 VDC

110mW max. Active at 5 MHz for Vcc = 5.5 VDC

· Read Access Time - 300ns

 Wide Selection of JEDEC Standard Packages Including OTP 28-Lead 600 mil Cerdip and OTP Plastic DIP or SOIC 32-Pad LCC and OTP PLCC

 High Reliability CMOS Technology 2000V ESD Protection 200mA Latchup Immunity

Rapid Programming - 100µs/byte (typical)


Two-line Control

. CMOS and TTL Compatible Inputs and Outputs

• Integrated Product Identification Code

• Commercial and Industrial Temperature Ranges

Block Diagram




Description

The AT27LV512R chip is a low power, low voltage 524,288 bit Ultraviolet Erasable and Electrically Programmable Read Only Memory (EPROM) organized as 64K x 8 bits. It requires only one supply in the range of 3.0 to 5.5 VDC in normal read mode operation, making it ideal for battery powered systems.

With a typical power draw of only 18mW at 3.3 MHz and V_{CC} at 3.3 VDC, the AT27LV512R will draw less than one fifth the power of a standard 5 volt EPROM. Standby mode supply current is typically less than $20\mu A$.

Pin Configurations

		_
Pin Name	Function	
A0-A15	Addresses	1
00-07	Outputs	٦
CE	Chip Enable	٦
OE /Vpp	Output Enable	٦
NC	No Consest	



T-46-13-29 T-46-13-25

512K (64K x 8) Low Voltage UV

Erasable >



CMOS SEPROM

Preliminary

AMEL

43E D 5074177 0001746 0 MATM

T-46-13-29 T-46-13-25

Description (Continued)

The AT27LV512R comes in a choice of industry standard JEDEC-approved ceramic packages including; 28-pin DIP ceramic or one time programmable (OTP) plastic, 28-pin OTP plastic small outline (SOIC), and 32-pad leadless chip carrier (LCC), or OTP plastic J-leaded chip carrier (PLCC). All devices feature two line control $(\overline{CE}, \overline{OE})$ to give designers the flexibility to prevent bus contention.

The AT27LV512R operating with V_{CC} at 3.0 VDC produces TTL level outputs that are compatible with standard TTL logic devices operating at V_{CC} = 5.0 VDC.

Atmel's 27LV512R has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27LV512R programs identically as an AT27C512R.

Erasure Characteristics

The entire memory array of the AT27LV512R is erased (all outputs read as Voh) after exposure to ultraviolet light at a wavelength of 2537 Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000µW/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

Absolute Maximum Ratings*

Temperature Under Bias40	°C to +85°C
Storage Temperature65°	C to +125°C
Voltage on Any Pin with Respect to Ground2.0	V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground2.0V	to +14.0V ⁽¹⁾
VPP Supply Voltage with Respect to Ground2.0V	to +14.0V ⁽¹⁾
Integrated UV Erase Dose7258	3 W•sec/cm ²

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Notes

 Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is 6.5V dc which may overshoot to +7.0V for pulses of less than 20ns.

Operating Modes

MODE \ PIN	ÇE	OE/V _{PP}	Ai	Vcc	Outputs
Read	VIL	, VIL	Ai	Vcc	Dout
Output Disable	VIL	ViH	X ⁽¹⁾	Vcc	High Z
Standby	ViH	Х	X	Vcc	High Z
Rapid Program ⁽²⁾	VIL	Vpp	Ai	Vcc (2)	DIN
PGM Verify (2)	VIL	ViL	Ai	Vcc (2)	Dout
PGM Inhibit (2)	ViH	Vpp	X	Vcc (2)	High Z
Product identification ^{(2),(4)}	VIL	VIL	A9=VH ⁽³⁾ A0=VIH or VIL A1-A15=VIL	Vcc ⁽²⁾	Identification Code

- Notes: 1. X can be VIL or VIH.
 - Refer to Programming characteristics. Programming modes require V_{CC} > 4.5 V.
 - 3. $V_H = 12.0 \pm 0.5 V$.

4. Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.

AT27LV512R =

Operating Temperature (Case)

Vcc Power Supply

■ AT27LV512R

T-46-13-29

D.C. and A.C. Operating Conditions for Read Operation

Conditions for Read Op	eration	Tul 1294
	AT27LV512R	-T-46-13-25
	-30	
	0°C - 70°C	
	-40°C - 85°C	
	3.0V to 5.5V	

D.C. and Operating Characteristics for Read Operation

(VCC = 3.0V to 5.5V unless otherwise specified)

Com.

Ind.

Symbol	Parameter	Condit	ion		Min	Max	Units
lu	Input Load Current	VIN = -	0.1V to Vcc+1V			10	μА
ILO	Output Leakage Current	Vout =	:-0.1V to Vcc+0.1V			10	μA
ISB Vcc (1) Standby Current			MOS), /cc-0.3 to Vcc+1.0V			100	μА
		Isaz (T	TL), CE=2.0 to Vcc+1.0V			1	mA
lcc	Vcc Active Current	laa.	f = 5MHz, lout = 0mA, CE = VIL, VCC = 5.5V	Com.		20	mA
		lcc1		Ind.		25	mA
.00		lcc2	f = 3.33MHz, lout = 0mA	Com.		8	mA
			CE = VIL, VCC = 3.3V	Ind.		10	mA
VIL	Input Low Voltage	VIL1	4.5 ≤ Vcc ≤ 5.5V		-0.6	0.8	٧
VIL.	Input Low Voltage	V _{IL2}	3.0 ≤ Vcc < 4.5V		-0.6	0.6	٧
VIH	Input High Voltage				2.0	6.5	٧
Vol. Outp	Output Low Voltage	Vol1	IOL = 2.1mA, Vcc = 4.5V			.45	٧
,0,		Vol2	IOL = 1.0mA, Vcc = 3.0V			0.3	٧
Voн	Output High Voltage	loн = -100µA			Vcc-0.3		٧
, ou	Output High Voltage	юн = -	400uA	-	2.4		v

Notes: 1. VCC must be applied simultaneously or before \overline{OE}/V_{PP} , and removed simultaneously or after \overline{OE}/V_{PP} .

A.C. Characteristics for Read Operation (VCC = 3.0V to 5.5V)

					.V512R 30	
Symbol	Parameter	Condition		Min	Max	Units
tacc (3)	Address to Output Delay	CE=OE/Vpp=Vil	Com.		270	ns
	- Address to Gulpar Bollay		Ind.		270	ns
tce ⁽²⁾	CE to Output Delay	OE/Vpp=Vjl			300	ns
toe (2,3)	OE/V _{PP} to Output Delay	CE=V _{IL}			150	ns
tor ^(4,5)	OE/Vpp High to Output Float	CE=VIL			100	ns
tон	Output Hold from Address, CE or OE/VPP, whichever occurred first	CE=OE/Vpp =VIL			0	ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.






AME

T-46-13-29

T-46-13-25


A.C. Waveforms for Read Operation (1)




Notes

- 3V timing measurement references are 0.6V and 2.0V. Input AC driving levels are 0.3V and 2.4V. See Input Test Waveforms and Measurement Levels.
- 2. OE/Vpp may be delayed up to t_{CE}-t_{OE} after the falling edge of CE without impact on t_{CE}.
- OE/V_{PP} may be delayed up to t_{ACC}-t_{OE} after the address is valid without impact on t_{ACC}.
- This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

Input Test Waveforms and Measurement Levels





Output Test Load




Note: C_L=100pF including jig capacitance.

Pin Capacitance (f=1MHz T=25°C) (1)

	Тур	Max-	Units	Conditions
CIN	4	8	pF	VIN = 0V
Cout	8	12	pF	Vour = 0V

Notes: 1. Typical values for 5V supply voltage. This parameter is only sampled and is not 100% tested.

Programming Waveforms (1)



Notes:

- 1. The Input Timing Reference is 0.8V for V_{IL} and 2.0V for V_{IH} .
- toe and topp are characteristics of the device but must be accommodated by the programmer.

AT27LV512R

T-46-13-29

■ AT27LV512R T-46-13-25

D.C. Programming Characteristics

TA=25±5°C, Vcc=6.5±0.25V, OE/Vpp=13.0±0.25V

Sym-		Test	LI		
bol	Parameter	Conditions	Min	Max	Units
ILI	Input Load Current	VIN=VIL,VIH		10	μA
VIL	Input Low Level	(All Inputs)	-0.6	0.8	٧
ViH	Input High Level		2.0	Vcc+1	٧
Vol	Output Low Volt.	loL=2.1mA		.45	٧
Vон	Output High Volt.	Іон=-400μΑ	2.4		V
lcc2	Vcc Supply Curren (Program and Veri	t fy)		25	mA
IPP2	OE/Vpp Current	CE=VIL		25	mA
VID	A9 Product Identifi- cation Voltage		11.5	12.5	٧

A.C. Programming Characteristics

1A=25±5°C, VCC=6.5±0.25V, OE/Vpp=13.0±0.25V						
Sym- bol	Parameter	Test Conditions* (see Note 1)	Llı Min	nits Max	Units	
tas	Address Setup Time	9	2		μs	
toes	OE/Vpp Setup Time		2		μS	
toeh	OE/Vpp Hold Time	······································	2		μs	
tos	Data Setup Time		2		μs	
tah	Address Hold Time		0		μS	
toH	Data Hold Time		2		μs	
tDFP	CE High to Out- put Float Delay	(Note 2)	0	130	ns	
tvcs	Vcc Setup Time		2		μs	
tpw	CE Program Pulse Width	(Note 3)	95	105	μs	
tov	Data Valid from CE	(Note 2)		1	μѕ	
tvR	OE/Vpp Recovery T	ime	2		μs	
tpat	OE/Vpp Pulse Rise Time During Program	mmina	50		ns	

*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%)	20ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	$\dots 0.8V$ to $2.0V$

Notes:

- VCC must be applied simultaneously or before OE/Vpp and removed simultaneously or after OE/Vpp.
- This parameter is only sampled and is not 100% tested.
 Output Float is defined as the point where data is no longer driven see timing diagram.
- 3. Program Pulse width tolerance is 100µsec±5%.


Atmel's 27LV512R Integrated Product Identification Code⁽¹⁾

					Pins					Hex
Codes	AO	07	O 6	O 5	04	О3	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	1	0	1	0D

Note: 1. The AT27LV512R has the same Product Identification Code as the AT27C512R. Both are programming compatible.

Rapid Programming Algorithm

A 100 μ s $\overline{\text{CE}}$ pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and $\overline{\text{OE}}/\text{Vpp}$ is raised to 13.0V. Each address is first programmed with one 100 μ s $\overline{\text{CE}}$ pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 μ s pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. $\overline{\text{OE}}/\text{Vpp}$ is then lowered to V_{IL} and V_{CC} to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.












T-46-13-29




NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE




NORMALIZED ACCESS TIME vs. TEMPERATURE




NORMALIZED SUPPLY CURRENT vs. TEMPERATURE Frequency = 3.33MHz, lour = 0




NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE



OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE



OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE



AT27LV512R

■ AT27LV512R T-46-13-29

Ordering Information

T-46-13-25

'ACC	lcc (mA)					
	Standby	Ordering Code	Package	Operation Range		
270	8	0.1	AT27LV512R-30DC AT27LV512R-30JC AT27LV512R-30LC AT27LV512R-30PC AT27LV512R-30RC	28DW6 32J 32LW 28P6 28R	Commercial (0°C to 70°C)	
270	10	0.1	AT27LV512R-30DI AT27LV512R-30LI	28DW6 32LW	Industrial (-40°C to 85°C)	



Package Type		
28DW6	28 Lead, 0.600* Wide, Windowed, Ceramic Dual Inline Package (Cerdip)	· · · · · · · · · · · · · · · · · · ·
32J	32 lead, Plastic J-Leaded Chip Carrier OTP (PLCC)	
32LW	32 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)	
28P6	28 lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)	
28R	28 lead, 0.330" Wide, Plastic Gull Wing Small Outline OTP (SOIC)	

