

RA2000J Full Frame CCD Imager

General Description

The RA2000J is a full frame CCD sensor designed specifically for use in astronomy, spectroscopy and related scientific imaging applications. Its combination of very low noise and low dark current make it ideal for low light level, high dynamic range, and high resolution applications.

The imager is structured in a serial-parallel-serial four quadrant configuration so charge packets (imaging data) in the vertical (parallel) registers can be shifted either up or down to four identical horizontal (serial) shift registers. Two are at the top and two are at the bottom of the array. Three-phase clocks are needed to drive both vertical and horizontal shift registers.

The array is available in a 56-pin metal package as shown in Figure 1. Package dimensions are shown in Figure 7. It is available with a quartz window or unwindowed. The device is indifferent to its orientation in a circuit due to the symmetry of the pinout (see Table 1 for complete pinout description).

Note: While the RA2000J has been designed to be resistant to electro-static discharge, ESD, damage, it still can be damaged from such discharges. Standard electronic ESD precautions should be observed when handling and storing this device.

Kev Features

- 4,194,304 picture elements (pixels) in a 2048 x 2048 configuration
- 13.5 µm square pixels
- 3-Phase buried channel process
- On-chip output amplifiers for low noise and high speed readout
- High dynamic range: over 95 dB at -110°C (183°K)
- Serial-parallel-serial configuration for selectable four quadrant readout
- Usable spectral response from 450 nm to 1050 nm

MPP Operation

A major source of dark current in devices such as this originates in surface states at the ${\rm Si\text{-}SiO_2}$ interface. A unique design and process enables the RA2000J to be run in the "Multi-Pinned Phase" or MPP mode of operation. This helps eliminate dark current generation in the interface surface states. By holding the vertical clocks at negative potential during integration and horizontal signal readout, the surface of the sensing area is inverted. As a result, the surface will not be depleted and surface states will not generate dark current. Dark current densities of less than 50 pA/cm² have been achieved using the MPP mode of operation, resulting in integration times of more than 30 seconds at room temperature.




Figure 1. Pinout Configuration




Figure 2. Typical Spectral Response

Functional Description

Imaging Area

The imaging area is an array of 2048 columns (vertical CCD shift registers) which are isolated from each other by 3.5 μm channel-stop regions. Each column has 2048 picture elements. The pixel size is 13.5 μm x 13.5 μm . The total imaging area is 27.6 mm x 27.6 mm. Typical spectral response as a function of wavelength is shown in Figure 2.

In the vertical direction, each pixel corresponds to one stage (three electrodes) of the shift register. The three-electrode groups are driven by three-phase clocks(\emptyset_{1C} - \emptyset_{3C}) brought in from both edges of the array to improve clock electrode response time.

139

345 POTRERO AVENUE SUNNYVALE, CALIFORNIA 94086-4197 (408) 738-4266 FAX: (408) 738-6979

3030738 0004706 326




Figure 3. Functional Diagram

Charge packets (imaging data) in the vertical registers can be shifted either up or down to the top or bottom horizontal registers by interchanging two of the three phases (\emptyset_{1C} and \emptyset_{2C}). See Figure 3 for functional diagram.

A transfer gate (\emptyset_{TG}) is provided at the interface of the vertical and horizontal registers for controlling charge flow. Charge flow is from \emptyset_{3C} gate of the vertical shift register into \emptyset_2 and \emptyset_3 gates of the horizontal shift register. The control function is performed by pulsing the transfer gate either high or low to permit or prevent the charge flow from the vertical register into the horizontal register for readout.

When the potential of the vertical register electrodes is held steady, a potential well is created beneath the storage gates (α_{1C} and α_{2C}). When an image impinges on the sensing area, an electrical signal of the scene will be collected in the potential well during this integration period.

Following the integration interval, the collected charge (signal) in the array can be read out as a full-frame image by transferring the charge, one or more rows at a time, into the horizontal shift register. From there, charge can be shifted serially to the output amplifier.

A mechanical shutter is needed to shield the array from incident light during the read out process. A strobe illumination could be used to simulate the shuttered mode of operation. Image smearing degrades the performance, particularly at low data rates, unless such shuttering is provided.

Horizontal Registers

There are four identical horizontal shift registers which are driven by three-phase clocks (\emptyset_{1A} - \emptyset_{3A} , \emptyset_{1B} - \emptyset_{3B}), two at

the top and two at the bottom of the imaging area. Each shift register has 1024 stages plus an extension of 16 stages. As a result, amplifier power is dissipated more efficiently and dark current generated by localized heating is minimized.

Summing Mode

At the end of each serial register, there is an output summing well which can be clocked to allow multiple-pixel summation of the scene. This summing well is located after the 16th extra stage of the horizontal registers and prior to the DC biased gate (V_{OG}) as shown in Figure 5. The summing gate (SG) can be clocked with one of the serial clock phases or with its own clock generator (see Figure 6 for summing gate timing). For example, two parallel lines of charge are additively transferred into the serial register, then the summing gate is pulsed low after the charge from two serial pixels has been transferred into the summing Thus, the resulting signal represents the sum of charges in four (2 x 2) contiguous pixels from the imaging section. It effectively reduces the 2048 x 2048 device to a 1024 x 1024 array and increases the pixel size by 4 times. Other variations of this technique can be useful for low-light level situations, i.e., scenes with low contrast, or a low signal-to-noise ratio. There is, of course, a loss in resolution which accompanies the gain in effective pixel size.

Output Amplifier

There is an on-chip amplifier which is located at the end of each extended serial shift register. The amplifier is a single-stage buried-channel transistor (Figure 5) designed to operate in the source-follower configuration with an off-chip load resistor (1K Ω - 20K Ω). It has a bandwidth of approximately 5 MHz with a 10 pF load.

Timing Requirements

The timing recommended to run the RA2000J imager in the low speed and low noise mode of operation is shown in Figures 4A and 4B. Other types of three-phase clocks can also be used to drive both the vertical and horizontal registers. For example, 50% duty cycle, three-phase clocks can be used to drive the horizontal register for high-speed operation. However, the large full well capacity and low noise floor will be sacrificed.

Figure 4A shows the timing of the horizontal three-phase clocks, summing well clock, reset clock, and external clamping and sampling clocks. To achieve high charge transfer efficiency and high full well capacity, serial clocks must overlap by more than 1 µs. In addition, the rise and fall times of the three-phase clocks may be more than 300 ns to prevent possible injection of spurious charge into the CCD channel. After the three-phase clock transitions, the clocks are held steady to provide a quiet period for signal readout. During this quiet period, the output amplifier is clamped and the signal charge in the summing well is transferred into the output sensing node. The output signal is then sampled and the sensing node is reset.

This timing is repeated 1,040 (or more) times to allow the readout of each 1024 x 1024 quadrant of the image. The video signal from one pixel is also shown in Figure 4A.

Figure 4B shows the timing requirements for the vertical register. Overlapping of the vertical clocks are normally longer than 5 μs . Rise and fall times of all clocks may be 300 ns or longer. All clock transitions should occur when the horizontal clocks are held steady.

Timing for MPP and normal mode is shown. The difference between the two modes is that during an integration, all clocks must be held low for MPP mode. The clocks should repeat 2,048 times (or more) to read out the entire image.

Array Cooling

Both the dark current and noise performance of the array can be improved by cooling. The dark current will be reduced 50% for every 7°C reduction in array temperature. The noise floor of the output amplifier is proportional to \sqrt{kTC} where k is Boltzmann's constant, T is the array temperature in degrees Kelvin and C is the output node capacitance of approximately .17 pF. Cooling can be achieved via a thermo-electric, Joule-Thomson cooler, or liquid nitrogen dewar.

UV Coating

The RA2000JAU CCD is available with a special UV enhancement coating which extends the spectral response range to 120 nm. A thin layer of lumogen is deposited directly on the frontside illuminated arrays and will emit at 550 nm when excited by 120 nm - 450 nm light. The coating is transparent in the visible and near-infrared spectrums. UV coated devices are designated by the -3XX part number.




Figure 4A. Horizontal CCD Shift Register Timing (for both Normal and MPP Mode)





Figure 4B. Vertical CCD Shift Register Timing Diagram (\emptyset_{1V-3V}) (and its relationship to horizontal clocks in both Normal and MPP Mode)



Note: Outputs A & C are shown. For outputs B & D, exchange $ø_2$ for $ø_1$ shown.

Figure 5. Output Structure




Figure 6A. Timing Comparison Between \mathfrak{g}_H and \mathfrak{g}_V in the Summing Mode. Two vertically adjacent pixels are summed into the Horizontal (Serial) Register before being read out (Vertical Clocks \mathfrak{g}_V are in the MPP Mode).




Figure 6B. Timing Comparison Between \mathbf{g}_H and \mathbf{g}_{SG} in the Summing Mode. Two horizontally adjacent pixels were summed into the Summing Well (controlled by \mathbf{g}_{SG}) before being read out serially.

Backside Illumination - Thinning

The RA2000JAU is also available in a thinned version which greatly improves the quantum efficiency in the visible and near-infrared while also giving excellent performance in the 200 - 400 nm UV range. The imaging area of the device is thinned to 10 μ using a chemical etch procedure. Then a flash-oxide treatment is applied to the thinned area. To activate the flash oxide it is necessary to UV flood the array (expose the array to a UV light source for 5 - 10 minutes or longer, using a mercury lamp (EPROM eraser)) to charge the device. Once the array is returned to room temperature, the charge will decrease requiring another charging. Thinned devices have pinouts which are different than front side devices and are designated by the 2XX part number.

Specifications

Recommended operating conditions for the RA2000J are shown in Table 2. Typical device specifications are shown in Table 3, and Table 4 gives typical capacitance values.

Table 1. Pin descriptions for the RA2000J

Pin#	Sym	Function	Register
1	V _{RDA}	Reset drain	А
2	V _{DDA}	Drain supply of amplifier	Α
3	VoutA	Video output	A
4	Voga	Output bias gate	Α
5	ØSGA	Output summing gate	Α
6	Ø1HA	Serial phase 1	Α
7	Ø _{2HA}	Serial phase 2	Α
8	Øзна/В	Serial phase 3	A/B
9	ø _{2HB}	Serial phase 2	В
10	Ø _{1HB}	Serial phase 1	В
11	ØSGB	Summing well gate clock	В
12	V _{OGB}	Output bias gate	В
13	V _{OutB}	Video output	В
14	V _{DDB}	Drain supply of amplifier	В
15	V _{RDB}	Reset drain	В
16	ØRGB	Reset gate clock	В
17	ØTGB	Transfer gate clock	В
18	V _{Sub}	Substrate	
19	Ø _{1VB}	Parallel phase 1	В
20	ø _{2VB}	Parallel phase 2	В
21	Ø _{3VB}	Parallel phase 3	В
22	Ø _{3VC}	Parallel phase 3	Ç
23	Ø _{2VC}	Parallel phase 2	C
24	Ø _{1VC}	Parallel phase 1	С
25	V _{Sub}	Substrate	
26	V _{Sub}	Substrate	_
27	ØTGC	Transfer gate clock	C
28	ØRGC	Reset gate clock	000000
29	V _{RDC}	Reset drain	C
30	V _{DDC}	Drain supply of amplifer	C
31	Vouto	Video output	
32	Vogc	Ouput gate bias	
33	ØSGC	Summing well gate clock	
34	Ø _{1HC}	Serial phase 1	C
35	Ø _{2HC}	Serial phase 2	
36 37	Ø3HC/D	Serial phase 3	C/D D
	Ø _{2HD}	Serial phase 2	D
38	Ø _{1HD}	Serial phase 1	D
39 40	ØSGD	Summing well gate clock Output bias gate	۵
41	VogD		D
42	V _{OutD}	Video output Drain supply of amplifier	ם
43	VDDD	Reset drain	D
44	V _{RDD}	Reset gate clock	ď
45	Ø _{RGD} Ø _{TGD}	Transfer gate clock	D
46	V _{Sub}	Substrate	
47	Ø _{1VD}	Parallel phase 1	l D
48	Ø _{2VD}	Parallel phase 2	D
49	Ø3VD	Parallel phase 3	ا ا
50	Ø3VA	Parallel phase 3	Ā
51	Ø _{2VA}	Parallel phase 2	Â
52	Ø _{1VA}	Parallel phase 1	A
53	V _{Sub}	Substrate	
54	V _{Sub}	Substrate	
55	ØTGA	Transfer gate clock	A
56	ØRGA	Reset gate clock	Α
	- nua	1 3 3	L

Table 2. Recommended Operating Conditions

			Parameter						
Definition			Normal Mode			MPP Mode			
		Symbol	Low	Тур	High	Low	Тур	High	Units
DC supply		V _{DD}	20	21	22	20	21	25	V DC
Output gate bias	l	V _{OG}	3	6	8	1	2	5	V DC
Reset drain bias		V _{BD}	12	13	14	12	13	14	V DC
Substrate bias		V _{SUB} , V _{SS}	-5	0	0	-5	0	0	V DC
Serial clocks	High	ØA, ØB	ŀ	10			6		٧
	Low	,	İ	-2	Ì		-6		٧
Vertical clocks	High	Ø _{1C} , Ø _{2C} , Ø _{3C}		10			4		V
	Low	.0. 20. 00		-2			-10		V
Transfer gate clock	High	ØTG		10			4		V
•	Low			-2			-10		V
Reset gate clock	High	ØRG		10			12		V
•	Low		0	5		0	6		V
Summing gate clock	High	øsg		10			6		V
• • •	Low		1	-2			-6		V

Table 3. Device Specifications

Test Conditions: Temperature: 230°K (-43°C); Pixel Rate: 50 kHz; Integration time: 22 sec

Parameter	Sym	Min	Тур	Max	Units
Format Pixel size Imaging area			2048 x 2048 Full frame 13.5 x 13.5 27.6 x 27.6		μm mm
Dynamic range ¹ Normal mode MPP mode	DR		30,000:1 20,000:1		
Full well charge Normal mode MPP mode	Q _{sat}		100 70		K electrons K electrons
Saturation voltage ² Normal mode MPP mode	V _{sat}		100 70		mV mV
Dark current ^{3,6,7} Normal mode MPP mode	DL		1 50		nA/cm² pA/cm²
Saturation exposure	E _{sat}		1.42		μJ/cm ²
Responsitivity	R		20		V/µJ/cm ²
Photo-response nonuniformity 4	PRNU		3	5	±%
Dark signal nonuniformity ³	DSNU				mV
Charge transfer efficiency	CTE		0.99999		
Output amplifier gain			1		μV/electron
Read noise 5			3		electrons

Notes:

- ¹ Full well/read noise
- ² R_{Load} = 5.1K
- 3 Hot pixels are ignored.
- 4 Low pixels and traps are ignored.
- Measured at -110°C.
- Typical dark current for thinned version is 2 times higher than frontside illuminated device.
- At 23°C.

Table 4. Typical Capacitance Values


Table 4. Typical Capacitatice values							
Parameter	Sym	Pin No.	Typ Value	Units			
Parallel clocks Serial clocks	Ø1V/A, B, C, D Ø2V/A, B, C, D Ø3V/A, B, C, D Ø1H/A, B, C, D Ø2H/A, B, C, D	52, 19, 24, 47 51, 20, 23, 48 50, 21, 22, 49 6, 10, 34, 38 7, 9, 35, 37 8, 36	4200 3100 8600 135 90 180	pF pF pF pF pF			
Transfer clock	Ø3H/A, B, C, D ØTG/A, B, C, D	55, 17, 27, 45	71	pF			
Video output	V _{Out/A} , B, C, D	3, 13, 31, 41	10	рF			
Reset gate clock	ØRG/A, B, C, D	56, 16, 28, 44	21	pF			
Summing gate clock	ØSG/A, B, C, D	5, 11, 33, 39	9	рF			

Absolute Maximum Ratings

Storage temperature: -150°C to +50°C

Voltages: Measured with respect to substrate pins 18, 25, 26, 46, 53 & 54

Pins 1, 2, 3, 13, 14, 15,	Max 20V swing
29, 30, 31, 41, 42, 43	
All other pins	-15V to +15V






Figure 7. Packaging Dimensions

Ordering Information

Grade	Maximum Point Defects	Maximum Column Defects	Maximum Cluster Defects	Unsealed Part Number	Quartz Window Part Number
1	150	8	20	RA2000JAU-020	RA2000JAQ-020
2	300	20	40	RA2000JAU-021	RA2000JAQ-021
3	600	40	80	RA2000JAU-022	RA2000JAQ-022

±.002 .018 Dia

Defect Definition

- A. Point defects Hot, low or trap
 - 1. Hot pixel a pixel with an output signal 10 times greater than average dark current.
 - 2. Low pixel a pixel with an output signal 50% lower than average background near full-well.
 - 3. Charge trap defect greater than 2500 electrons.
- B. Other

144

- 1. Column defect Ten or more contiguous point defects in a single column
- 2. Cluster defect Two to nine contiguous point defects

055-0316 June 1994

© 1994 EG&G RETICON. Contents may not be reproduced in whole or in part without the written consent of EG&G RETICON. Specifications are subject to change without notice. Printed in U.S.A. Information furnished herein is believed to be accurate and reliable. However, no responsibility is assumed by EG&G RETICON for its use, nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of EG&G RETICON.

