								F	REVISI	ONS									•	
LTR					D	ESCR	IPTIO	N					DATE (YR-MO-DA)			DA)	APPROVED			
A							e outlinges to						ç	98-03-	16		Rayı	mond !	Monnir	1
REV													<u></u>							
SHEET																				
REV	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α								
SHEET	<b>1</b> 5	16	17	18	19	20	21	22	23	24	25	26								
REV STATU OF SHEETS			ļ	RE\	/		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
OF SHEETS	•			SHE	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					PARE eff Bo						ı	DEFEI		UPPL UMBU				IMBUS	6	
STAI MICRO	CIR	CUI	Т		CKEE eff Bo											<del></del>				
1	ING IS A JSE BY	VAILABI ALL	ĿĔ	1	ROVE					HAF		RCUIT ED, CN							LПНЮ	0
DEPA AND AGE DEPARTME		OF THE		DRA	WING		ROVAL 09-06	DATI	E	SIZE		1	AGE CODE		1	50	162	-969	377	
					96-09-06					7 1			67268				5962-96877			
AMSC	N/A			REV	ISION	LEVE	:L				4	6	726	<u>8</u>						

DSCC FORM 2233

APR 97


<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E139-98

9004708 0035087 48T **==** 

## 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number 1/	Circuit function	Input/output levels	Access time
01	1M8CRH	128K X 8 Rad-Hard CMOS SRAM	CMOS	40 ns
02	1M8TRH	128K X 8 Rad-Hard CMOS SRAM	TTL	40 ns
03	1M8CRH	128K X 8 Rad-Hard CMOS SRAM	CMOS	30 ns
04	1M8TRH	128K X 8 Rad-Hard CMOS SRAM	TTL	30 ns
05	1M8CRH	128K X 8 Rad-Hard CMOS SRAM	CMOS	25 ns
06	1M8TRH	128K X 8 Rad-Hard CMOS SRAM	TTL	25 ns

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation					
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A					
Q or V	Certification and qualification to MIL-PRF-38535					

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	See figure 1	40	Flat pack
Υ	See figure 1	32	Flat pack

- 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
- 1/ Generic numbers are listed on the Standard Microcircuit Drawing Source Approval Bulletin at the end of this document and will also be listed in QML-38535 and MIL-HDBK-103.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96877
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 2

DSCC FORM 2234 APR 97

**9**004708 0035088 316 **1** 

# 1.3 Absolute maximum ratings. 2/3/ Supply voltage range ( $V_{DD}$ ) -0.5 V dc to +7.0 V dc DC input voltage range ( $V_{IN}$ ) -0.5 V dc to $V_{DD}$ + 0.5 V 4/ DC output voltage range( $V_{OUT}$ ) -0.5 V dc to $V_{DD}$ + 0.5 V 4/ Storage temperature range -65° C to +150° C Case operating temperature range -55° C to +125° C Lead temperature (soldering 5seconds) +250° C Thermal resistance, junction-to-case $(\theta_{JC})$ ............ 3.5° C/W 1.4 Recommended operating conditions. 4/ Supply voltage reference (GND) ..... 0.0 V High level input voltage range (V<sub>IH</sub>): Low level input voltage range (V<sub>IL</sub>): Case operating temperature range ......-55°C to +125°C

#### 1.5 <u>Digital logic testing for device classes Q and V.</u>

Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) . . . . . . . . . 100 percent

#### 2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

## **SPECIFICATION**

## **DEPARTMENT OF DEFENSE**

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### **STANDARDS**

## **DEPARTMENT OF DEFENSE**

MIL-STD-883 - Test Methods and Procedur
MIL-STD-973 - Configuration Management. Test Methods and Procedures for Microelectronics.

MIL-STD-1835 - Interface Standard for Microcircuit Case Outlines.

## **HANDBOOKS**

## DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

- Stresses above the absolute maximum rating may cause permanent damage to the device.
- All voltage are referenced to GND.
- Maximum applied voltage shall not exceed +7.0 V.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96877
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 3

DSCC FORM 2234 APR 97

9004708 0035089 252 📟

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

## AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

# ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Boulevard, Arlington, VA 22201.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design. construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
  - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
  - 3.2.3 Truth table(s). The truth table(s) shall be as specified on figure 3.
  - 3.2.4 Output load circuit. The output load circuit shall be as specified on figure 4.
  - 3.2.5 Timing waveforms. The timing waveforms shall be as specified on figure 5.
  - 3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be as specified on figure 6.
- 3.2.7 <u>Functional tests</u>. Various functional tests used to test this device are contained in the appendix. If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device class M, alternate test patterns shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing or acquiring activity upon request. For device classes Q and V alternate test patterns shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96877
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	4

DSCC FORM 2234 APR 97

■ 9004708 0035090 T74 **■** 

- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 41 (see MIL-PRF-38535, appendix A).

## 4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Delete the sequence specified as initial (prebum-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
    - b. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
      - (1) Dynamic burn-in (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein).
    - c. Interim and final electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96877
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 5

DSCC FORM 2234 APR 97

■ 9004708 0035091 900 **■** 

A.5 V V V V V V V V V V V V V V V V V V V	Test	Symbol	-55°C ≤ 7	nditions C <sub>C</sub> ≤ +1.	25°C	Group A subgroup	Device s type	Lin	nits	Unit
M,D,L,R,F,G,H   1 1/			4.5 V ≤ '	V <sub>DD</sub> ≤ 5	5.5 V			Min	Max	
M,D,L,R,F,G,H   1   1/	High level input voltage	V <sub>IH</sub>				1, 2, 3	01,03,05	3.5		٧
Low level input voltage   Vi_L							02,04,06	2.0		
M,D,L,R,F,G,H				M,D,L,	R,F,G,H	1 1/		2/		
M,D,L,R,F,G,H   1 1/	Low level input voltage	V <sub>IL</sub>				1, 2, 3	01,03,05		1.5	٧
High level output voltage							02,04,06		0.8	
I <sub>OH</sub> = -200µA			1	M,D,L,	R,F,G,H	1 1/			2/	
M,D,L,R,F,G,H   1 1/	High level output voltage	VOH	I <sub>OH</sub> = -4mA			1, 2, 3	Ali	4.0		٧
Low level output voltage   Vol.   IoH = 8mA   1, 2, 3   All   0.4   Vol.   IoH = 200µA   1, 2, 3   All   0.05			I <sub>OH</sub> = -200µ	A		1, 2, 3		V <sub>DD</sub> - 0.5 V		-
OL   OH   200µA   1, 2, 3   0.05     OL   OH   OL   OL   OL   OL   OL				M,D,L,	R,F,G,H	1 1/		2/		1
M,D,L,R,F,G,H	Low level output voltage	V <sub>OL</sub>	I <sub>OH</sub> = 8mA			1, 2, 3	All		0.4	٧
M,D,L,R,F,G,H			I <sub>OH</sub> = 200µ/	١		1, 2, 3			0.05	1
M.D.L.R.F.G.H         1         ½/         ¾/			[		R,F,G,H	1 1/			2/	1
Mp. D.L., R.F., G.H.         1 1/2         2/2         2/2           Output leakage current         Ioutput leakage	Input leakage current	ILK	0 V ≤ V <sub>IN</sub> ≤	5.5 V		1, 2, 3	Ali	-5	5	μA
M,D,L,R,F,G,H				M,D,L,	R,F,G,H	1 1/		2/	2/	
M,D,L,R,F,G,H	Output leakage current	lolk	0 V ≤ V <sub>OUT</sub>	≤ 5.5 V		1, 2, 3	Ail	-10	10	v
M,D,L,R,F,G,H   1 1/						1 1/		2/	2/	-
M,D,L,R,F,G,H   1 1/	Operating supply current	I <sub>DD1</sub>	f= fMAX 3/, 3 E = VIH = VI IOUT = 0 m/	5 = V <sub>IL</sub> :	= GND,	1, 2, 3	All		180	mA
M,D,L,R,F,G,H						1 1/			2/	
Supply current (standby)   IDD3   f= 0Mhz 3/, S = V <sub>IH</sub> = V <sub>DD</sub> ,	Supply current (deselected)	I <sub>DD2</sub>	f= f <sub>MAX</sub> 3/, 3 E = V <sub>IL</sub> = GI	S = VIH	= V <sub>DD</sub> ,	1, 2, 3	All		2	mA
				M,D,L,	R,F,G,H	1 1/			2/	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Supply current (standby)	I <sub>DD3</sub>	f= 0Mhz 3/, E = V <sub>IL</sub> = GN	ND S = VIH	= V <sub>DD</sub> ,	1, 2, 3	All		2	mA
M,D,L,R,F,G,H   1 1/   2/				M,D,L,	R,F,G,H	1 1/			2/	
M,D,L,R,F,G,H   1 1/   2/	Data retention current	I <sub>DR</sub>	V <sub>DD</sub> = 2.5 V			1, 2, 3	All		1	mA
Output capacitance 2/ 4/ COUT VOUT = 0.0 V, f = 1.0 Mhz, TA = 25° C, see 4.4.1e  Functional tests See 4.4.1c 7,8A,8B All  M,D,L,R,F,G,H 7 1/ 2/ 2/  See footnotes at end of table.			<u>[</u>	M,D,L,	R,F,G,H	1 1/			2/	
See 4.4.1c   7,8A,8B   All	Input capacitance 2/ 4/	CIN	V <sub>IN</sub> = 0.0 V, T <sub>A</sub> = 25°C,	f = 1.0 N see 4.4.	Vlhz, 1e	4	All		7	pF
M,D,L,R,F,G,H 7 1/ 2/ 2/ 2/ See footnotes at end of table.	Output capacitance 2/ 4/	COUT	V <sub>OUT</sub> = 0.0 T <sub>A</sub> = 25°C,	V, f = 1. see 4.4.	.0 Mhz, 1e	4	All		10	pF
See footnotes at end of table.	Functional tests					7,8A,8B	All			
				M,D,L,	R,F,G,H	7 1/		2/	2/	
SIZE	See footnotes at end of table.									
STANDARD A 5962-9687	STAN	NDARD			1	l l		· · ·	5962	2-9687
DEFENSE SUPPLY CENTER COLUMBUS	DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000					F	REVISION LEV A	EL	SHEET	6

Address access time t <sub>AVQ</sub>	unless other See figures 5/ 6/ 7/ 8/	ST <sub>C</sub> ≤ +125°C ≤ V <sub>DD</sub> ≤ 5.5 V erwise specifie s 4 and 5 M,D,L,R,F,G	G,H 9 1	<i>J</i>	01, 03, 05, 01, 03,	04 06 02 04	Min 40 30 25 2/	Max 40 30	ns
Address access time t <sub>AVQ</sub>	5/ 6/ 7/ 8/	M,D,L,R,F,	G,H 9 1 9,10	<i>J</i>	03, 05, 01,	04 06 02 04	30 25		
Chip select access time t <sub>SLQ</sub>	,		9,10	),11	05, 01, 03,	06 02 04	25		ns
Chip select access time t <sub>SLQ</sub>			9,10	),11	01,	02 04			ns
Chip select access time t <sub>SLQ</sub>			9,10	),11	03,	04	2/		ns
Chip select access time t <sub>SLQ</sub>		M,D,L,R,F,			03,	04			ns
O.L.	,	M,D,L,R,F,	G,H 9 <u>1</u>					30	
G.L.	′	M,D,L,R,F,	G,H 9 <u>1</u>		05,	1			
G.L.	<u>,                                    </u>	M,D,L,R,F,	G,H 9 1			06		25	
O.L.	′	<del></del>		/				2/	
			9,10	),11	01,	02		40	ns
Chip enable access time t <sub>EHQ</sub>				Ī	03,	04		30	
Chip enable access time t <sub>EHQ</sub>				Ī	05,	06		25	
Chip enable access time t <sub>EHQ</sub>		M,D,L,R,F,	G,H 9 <u>1</u>	,				2/	
	,	•	9,10	),11	01,	02		40	ns
i i	•				03,	04		30	
				-	05,	06		25	
		M,D,L,R,F,	G,H 9 <u>1</u>	V				2/	
Output enable access time t <sub>GLQ</sub>	,	<u> </u>	9,10	),11	01,	02		15	ns
G.C.					03,	04		12	
					05,	06		10	
		M,D,L,R,F,	G,H 9 :	V				2/	1
Chip select to output t <sub>SLQ</sub>		<b>L</b>	9,10	),11	1 All		0		ns
active	`	M,D,L,R,F,	G,H 9 <u>-</u>	<i>V</i>			2/		1
Chip enable to output t <sub>EHC</sub>	×		9,10	),11		All	0		ns
	`	M,D,L,R,F,	G,H 9 <u>:</u>	<u>/</u>			2/		1
Output enable to output t <sub>GLC</sub>	×		9,10	),11	-	AJI	0		ns
active	`	M,D,L,R,F,					2/		1
<b>!</b>		<u></u>	9,10	),11	All	Case			ns
	<b>(</b>		İ	•			0		]
			I	1		Х	U		J
Output hold after address change	<b>(</b>					Y	2		
Chip enable to output active  tehco  Output enable to output active	ĸ	M,D,L,R,F,	9,10 G,H 9 <u>1</u> 9,10 G,H 9 <u>1</u>	),11  /  ),11  /	,	VII Case	0 2/ 0 2/		

■ 9004708 0035093 783 ■

Test	Symbol		onditions T <sub>C</sub> ≤ +1	25°C	Group subgrou			Lin	nits	Unit
		4.5 V ≤ unless othe	$T_C \le +1$ $V_{DD} \le 5$ erwise specifies	5.5 V ecified				Min	Max	
Chip select to output	tsHQZ	See figures	4 and 5		9,10,11	01,0	2		15	ns
disable		5/6/7/8/				03,0	4		12	
						05,0	6		12	
			M,D,L,	R,F,G,H	9 <u>1</u> /				2/	
Chip disable to output	t <sub>ELQZ</sub>				9,10,11	01,0	2		15	ns
disable						03,0	14		12	]
						05,0	6		12	]
			M,D,L,	R,F,G,H	9 <u>1</u> /				2/	1
Output enable to output	†GHQZ				9,10,11	01,0	2		15	ns
disable						03,0	4		12	1
						05,0	6		12	1
			M,D,L,	R,F,G,H	9 1/				2/	1
Write cycle time	† <sub>AVAV</sub>	1			9,10,11	01,0	2	40		ns
						03,0	4	30		
						05,0	6	25		1 .
			M,D,L,	R,F,G,H	9 1/			2/		
Address setup to end of	t <sub>AVWH</sub>	]			9,10,11	01,0	2	30		ns
write						03,0	4	24		
						05,0	6	19		1
			M,D,L,	R,F,G,H	9 1/			2/		
Chip select to end of	t <sub>SLWH</sub>	]			9,10,11	01,0	2	30		ns
write	OLWII					03,0	4	24		1
						05,0	6	19		1
			M,D,L,	R,F,G,H	9 1/			2/		1
Chip enable to end of	<sup>t</sup> EHWH	]			9,10,11	01,0	2	30		ns
write						03,0	4	24		
						05,0	6	19		1
			M,D,L,	R,F,G,H	9 1/			2/		
Write pulse width access	twLWH	]			9,10,11	01,0	2	30		ns
time						03,0	4	24		
						05,0	6	19		1
			M,D,L,	R,F,G,H	9 1/			2/		
ee footnotes at end of table	,					L				•
	NDADD		······································	SIZ	1				_	
MICROCIRO				Α					5962	-96877
DEFENSE SUPPLY	MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000				F	REVISION L	EVE	L	SHEET	8

Test	Symbol	1	enditions T <sub>C</sub> ≤ +125°C	Group A subgroups	Device Type	Lin	nits	Unit
		4.5 V ≤	V <sub>DD</sub> ≤ 5.5 V rwise specified	ourgioups	, ,,,,	Min	Max	
Data setup to end of write	<sup>t</sup> DVWH	See figures	4 and 5	9,10,11	01,02	30		ns
		5/6/7/8/			03,04	24		7
					05,06	19		
			M,D,L,R,F,G,H	9 1/		2/		1
Data hold after end of	twHDX	]		9,10,11	All	5		ns
write			M,D,L,R,F,G,H	9 1/		2/		
Address setup to start of	†AVWL	]	-	9,10,11	Ali	0		ns
write			M,D,L,R,F,G,H	9 1/		2/		
Address hold after end of ty	twhax			9,10,11	All	0		ns
write			M,D,L,R,F,G,H	9 1/	]	2/		
Output active after end of	twHQX			9,10,11	01,02	0		ns
write					03,04	0		
					05,06	1		
			M,D,L,R,F,G,H	9 <u>1</u> /		2/		
Write enable to output	twLQZ			9,10,11	01,02		15	ns
disable					03,04		12	
					05,06		12	_
			M,D,L,R,F,G,H	9 1/			2/	
Write disable pulse width	twhwL			9,10,11	01,02	7		ns
					03,04	6		
			<u></u>		05,06	6		
			M,D,L,R,F,G,H	9 1/		2/		

- 1/ When performing postirradiation electrical measurements for any RHA level  $T_A = +25$ °C. Limits shown are guaranteed at  $T_A = +25^{\circ}$  C  $\pm 5^{\circ}$  C. The M, D, L, R, F, G, and H in the test condition column are the postirradtions limits for the device types specified in the device types column.
- 2/ Preirradiation values for RHA marked devices shall also be the postirradiation values unless otherwise specified.

- 3/ f<sub>MAX</sub> = 1/t<sub>AVAV</sub>(min).
   4/ Tested initially and after any design or process changes which may affect that parameter, and therefore shall be guaranteed to the limits specified in table I.
- 5/ Timing parameters assume input levels from 0 V to  $V_{DD}$ , input rise and fall times  $\leq$  2.0 ns/volt, input and output timing reference levels (except for tristate parameters) of 2.5 V, and input and output timing reference levels for tristate parameters of  $V_{OL}$  = 2.3 V and  $V_{OH}$  = 3.3 V. See figure 4 for output loading. 6/  $\overline{S}$  high,  $\overline{W}$  high, or E low must occur while address transitions.
- 7/ The worst case timing sequence of  $t_{WLQZ} + t_{DVWH} + t_{WHWL} = t_{AVAV}$  (write cycle time). 8/ G high will eliminate the I/O output from becoming active  $(t_{WLQZ})$ .

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96877
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	9

9004708 0035095 556

# TABLE IB. SEP test limits. 1/2/

Device types	T <sub>A</sub> =	Memory pattern	V <sub>DD</sub> = 4.5 V		Bias for latch-up test	
	±10°C 3/		Effective LET no upsets [MEV/(mg/cm <sup>2</sup> )	Maximum device cross section (cm <sup>2</sup> ) (LET = 70)	V <sub>DD</sub> = 5.5 V no latch-up LET = 3/	
All	+125°C	<u>4</u> /	≥60	≤ 2E <sup>-7</sup>	≥120	

- 1/ For SEP test conditions, see 4.4 herein.
- 2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
- 3/ Worst case temperature  $T_A = +125^{\circ} C$ .
- 4/ Testing shall be performed using checkerboard and checkerboard bar test patterns.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>	
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL


DSCC FORM 2234 APR 97

**■ 9004708 0035096 492** ■

5962-96877

10

SHEET



**9004708 0035097 329** 

Symbol	Millim	neters	Inches	
	Min	Max	Min	Max
A	2.16	3.43	.109	.135
A1	1.27	REF	.050 ا	REF
A2	0.33	0.43	.013	.017
АЗ	0.56	0.71	.022	.028
b	0.15	0.25	.006	.010
B1	0.38 !	REF	.015 I	REF
B2	0.76 1	REF	.030 I	REF
D		16.76		.660
e	0.64	BSC	.025 ا	BSC
E	19.48	19.89	.767	.783
E1	18.97	19.38	.747	.763
E2	15.88	16.38	.625	.645
E3	13.72	REF	.540 REF	
E4	15.60	15.90	.614	.625
К	0.51	REF	.020 I	REF
L	6.86	7.37	.270	.290
L2	3.43	REF	.135 (	REF
L3	0.25	REF	.010 I	REF
Z	41.53	REF	1.635	REF
Z1	23.50	24.00	.925	.945
Z2	19.10	19.51	.752	.768
Z3	17.78 REF		.700 !	REF
Z4	1.27 REF		.050 REF	
<b>Z</b> 5	3.05 REF		.120 REF	
Z6	3.96 REF		.156	REF


NOTE: Although dimensions are in inches, the US government preferred system of measurement is the metric SI system. However, since this item was originally designed using inch-pound units of measurement, in the event of conflict between the two, the inch-pound units shall take precedence. Metric equivalents are for general information only.

FIGURE 1. Case outlines - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96877
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	12

DSCC FORM 2234 APR 97

**-** 9004708 0035098 265 **-**



9004708 0035099 lTl **=** 

Symbol	Millimeters		incl	nes
	Min	Max	Min	Max
Α	3.28	3.94	.129	.155
A1	2.97	3.63	.117	.143
b	0.43	BSC	.017	BSC
В	0.12	0.18	.005	.007
D	20.63	21.03	.812	.828
D1	18.98	19.38	.747	.763
е	1.19	1.35	.047	.053
E	16.36	16.76	.644	.660
E1	16.21	16.31	.638	.642
E2	13.97 NOM		.550	МОМ
L	9.65	10.67	.380	.420
L2	4.19	4.69	.165	.185
z	41.33 REF		1.627	REF
Z1	21.64	22.04	.852	.868

NOTE: Although dimensions are in inches, the US government preferred system of measurement is the metric SI system. However, since this item was originally designed using inch-pound units of measurement, in the event of conflict between the two, the inch-pound units shall take precedence. Metric equivalents are for general information only.

FIGURE 1. Case outlines - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96877
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	14

DSCC FORM 2234 APR 97

Device types	А	JI
Case outline	×	Υ
Terminal no.	Termina	l symbol
1	A <sub>0</sub>	NC
2	GND	A16
3	V <sub>DD</sub>	A14
4	A12	A12
5	A11	A7 A6
7	A9	
8	A10	A5 A4
9	A <sub>2</sub>	A3
10	A1	A3 A2
11	A13	A1
12	A <sub>14</sub> A <sub>15</sub>	Ã
13	A <sub>16</sub>	DQo
14	DQ <sub>0</sub>	DQ <sub>1</sub>
15	DQ <sub>1</sub>	DQ <sub>2</sub>
16	DQ <sub>2</sub>	GNĎ
17	NC	DQ <sub>3</sub>
18		DQ <sub>4</sub>
19	V <sub>DD</sub> GND	DQ <sub>5</sub>
20	NC	DQ <sub>6</sub>
21	NC	DQ <sub>7</sub>
22	GND	\$
23	V <sub>DD</sub>	A10
24	ՄԱզ	G
25	DQ <sub>4</sub>	A11
26 27	DQ <sub>5</sub>	A9
28	DQ <sub>6</sub>	A8 A13
29	DQ <sub>7</sub>	W
30	A.	E
31	G G	A15
32	Ã	V <sub>DD</sub>
33	A <sub>7</sub>	
34	A <sub>6</sub>	
35	A <sub>4</sub> G A <sub>8</sub> A <sub>7</sub> A <sub>6</sub> A <sub>5</sub> E W	
36	Ĕ	
37		
38	V <sub>DD</sub> GND	•••
39		
40	A <sub>3</sub>	

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96877
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	<b>15</b>

9004708 0035101 68T **=** 

Mode		Inputs 1/2/				
	E	3	W	G	VO	
Write	High	Low	Low	х	Data in	Active
Read	High	Low	High	Low	Data out	Active
Standby	х	High	×	х	High Z	Standby
Standby 3/	Low	Х	×	х	High Z	Standby


- 1/ V<sub>IN</sub> for Don't care (X) inputs = V<sub>IL</sub> or V<sub>IH</sub>.
   2/ When G = high, VO is high Z.
   3/ To dissipate the minimum amount of standby power when in standby mode: S = V<sub>DD</sub> and E = GND. All other input levels may float.

FIGURE 3. Truth table.


FIGURE 4. Output load circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96877
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	16


9004708 0035102 516 📟



**9**004708 0035103 452 **1** 



**■ 9004708 0035104 399** ■



**9004708 0035105 225** 

Table IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Line no.	Test requirements	Subgroups (per method 5005, table IA)		roups RF-38535, e III)
		Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)			1,7,9
2	Static bum-in I and II method 1015	Not required	Not required	Not required
3	Same as line 1			1*,7* ∆*
4	Dynamic bum-in (method 1015)	Required	Required	Required
5	Same as line 1			1*,7* ∆*
6	Final electrical parameters	1*,2,3,7*,8A, 8B,9,10,11	1*,2,3,7*,8A, 8B,9,10,11	1*,2,3,7*,8A, 8B,9,10,11
7	Group A test requirements	1,2,3,4**,7,8A, 8B,9,10,11	1,2,3,4**,7,8A, 8B,9,10,11	1,2,3,4**,7,8A, 8B,9,10,11
8	Group C end-point electrical parameters	1,2,3,7,8A,8B	1,2,3,7,8A,8B	1,2,3,7,8A, 8B,9,10,11 Δ
9	Group D end-point electrical parameters	1,7,9	1,7,9	1,7,9
10	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

- 1/ Blank spaces indicate test are not applicable.
- 2/ Any or all subgroups may be combined when using high-speed testers.
- 3/ Subgroups 7 and 8 functional tests shall verify the truth table.
- 4/ \* Indicates PDA applies to subgroups 1, 7, and  $\Delta$ .
- 5/ \*\* See 4.4.1e.
- 6/ Δ Indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).
- 7/ See 4.5.

TABLE IIB. Delta limits at +25°C.

Test 1/	Device types
	All
I <sub>DD2</sub> standby	±10% of specified value in table IA
ILK, IOLK	±10% of specified value in table IA

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96877
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	20

DSCC FORM 2234 APR 97

9004708 0035106 161

#### 4.2.2 Additional criteria for device classes Q and V.

- a. The bum-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The bum-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

## 4.4.1 Group Ainspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard number 17 may be used for reference.
- e. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - b.  $T_A = +125^{\circ} C$ , minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96877
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	21

DSCC FORM 2234 APR 97

9004708 0035107 OT8 WW

- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes M, Q, and V shall be as specified in MIL-PRF-38535.
  - a. End-point electrical parameters shall be as specified in table IIA herein.
  - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at T<sub>A</sub> = +25° C ±5° C, after exposure, to the subgroups specified in table IIA herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019 and as specified herein.
- 4.4.4.1.1 Accelerated aging test. Accelerated aging tests shall be performed on all devices requiring a RHA level greater than 5k rads(Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at  $25^{\circ}$ C  $\pm$   $5^{\circ}$ C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Dose rate induced latchup testing</u>. Dose rate induced latchup testing shall be performed in accordance with test method 1020 of MIL-STD-883 and as specified herein. Test shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may affect the RHA capability of the process.
- 4.4.4.3 <u>Dose rate upset testing</u>. Dose rate upset testing shall be performed in accordance with test method 1021 of MIL-STD-883 and herein.
  - a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may affect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
  - Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535.
- 4.4.4.4 <u>Single event phenomena (SEP)</u>. SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM standard F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:
  - a. The ion beam angle of incidence shall be normal to the die surface and 60 degrees to the normal, inclusive (i.e., 0° ≤ angle ≤ 60°). No shadowing of the ion beam due to fixturing or package related effects is allowed.
  - b. The fluence shall be greater than 100 errors or  $\ge 10^7$  ions/cm<sup>2</sup>.
  - c. The flux shall be between 10<sup>2</sup> and 10<sup>5</sup> ion/cm<sup>2</sup>/s. The cross section shall be verified to be flux independent by measuring the cross section at two flux rates which differ by at least an order of magnitude.
  - d. The particle range shall be ≥ 20 microns in silicon.
  - e. The test temperature shall be  $\pm 25^{\circ}$  C and the maximum rated operating temperature  $\pm 10^{\circ}$  C.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96877
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	22

■ 9004708 0035108 T34 ■

- f. Bias conditions shall be  $V_{DD} = 4.5 \text{ V}$  dc for the upset measurements and  $V_{DD} = 5.5 \text{ V}$  dc for the latchup measurements.
- g. Test four devices with zero failures.
- h. For SEP test limits see table IB herein.
- 4.5 <u>Delta measurements for device class V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.

#### 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

## 6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- **6.1.1** Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
- 6.5.1 <u>Timing limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE <b>A</b>	·	5962-96877
		REVISION LEVEL A	SHEET 23

DSCC FORM 2234 APR 97

9004708 0035109 970

# 6.5.2 Waveforms.

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
XXXXXXX	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

- 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V.</u> Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.
- 6.7 <u>Additional information</u>. A copy of the following additional data shall be maintained and available from the device manufacturer:
  - a. RHA upset levels.
  - b. Test conditions (SEP).
  - c. Number of upsets (SEP).
  - d. Number of transients (SEP).
  - e. Occurrence of latchup (SEP).

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE <b>A</b>		5962-96877
		REVISION LEVEL A	SHEET <b>24</b>

DSCC FORM 2234 APR 97

**9004708 0035110 692** 

# **APPENDIX**

#### FUNCTIONAL ALGORITHMS

## 10. SCOPE

- 10.1 <u>Scope</u>. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.
  - 20. APPLICABLE DOCUMENTS. This section is not applicable to this appendix.
  - 30. ALGORITHMS
  - 30.1 Algorithm A (pattern 1).
  - 30.1.1 Checkerboard, checkerboard-bar.
    - Step 1. Load memory with a checkerboard data pattern by incrementing from location 0 to maximum.
    - Step 2. Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum.
    - Step 3. Load memory with a checkerboard-bar pattern by incrementing from location 0 to maximum.
    - Step 4. Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.
  - 30.2 Algorithm B (pattern 2).

## 30.2.1 March.

- Step 1. Load memory with background data, incrementing from minimum to maximum address locations (all "0's").
- Step 2. Read data in location 0.
- Step 3. Write complement data to location 0.
- Step 4. Read complement data in location 0.
- Step 5. Repeat steps 2 through 4 incrementing X-fast sequentially for each location in the array.
- Step 6. Read complement data in maximum address location.
- Step 7. Write data to maximum address location.
- Step 8. Read data in maximum address location.
- Step 9. Repeat steps 6 through 8 decrementing X-fast sequentially for each location in the array.
- Step 10. Read data in location 0.
- Step 11. Write complement data to location 0.
- Step 12. Read complement data in location 0.
- Step 13. Repeat steps 10 through 12 decrementing X-fast sequentially for each location in the array.
- Step 14. Read complement data in maximum address location.
- Step 15. Write data to maximum address location.
- Step 16. Read data in maximum address location.
- Step 17. Repeat steps 14 through 16 incrementing X-fast sequentially for each location in the array.
- Step 18. Read background data from memory, decrementing X-fast from maximum to minimum address locations.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96877
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET <b>25</b> .

DSCC FORM 2234 APR 97

**9004708 0035111 529** 

## **APPENDIX**

# 30.3 Algorithm C (pattern 3).

#### 30.3.1 XY March.

- Step 1. Load memory with background data, incrementing from minimum to maximum address locations (all "0's").
- Step 2. Read data in location 0.
- Step 3. Write complement data to location 0.
- Step 4. Read complement data in location 0.
- Step 5. Repeat steps 2 through 4 incrementing Y-fast sequentially for each location in the array.
- Step 6. Read complement data in maximum address location.
- Step 7. Write data to maximum address location.
- Step 8. Read data in maximum address location.
- Step 9. Repeat steps 6 through 8 decrementing X-fast sequentially for each location in the array.
- Step 10. Read data in location 0.
- Step 11. Write complement data to location 0.
- Step 12. Read complement data in location 0.
- Step 13. Repeat steps 10 through 12 decrementing Y-fast sequentially for each location in the array.
- Step 14. Read complement data in maximum address location.
- Step 15. Write data to maximum address location.
- Step 16. Read data in maximum address location.
- Step 17. Repeat steps 14 through 16 incrementing X-fast sequentially for each location in the array.
- Step 18. Read background data from memory, decrementing Y-fast from maximum to minimum address locations.

# 30.4 Algorithm D (pattern 4).

#### 30.4.1 CEDES - CE deselect checkerboard, checkerboard-bar.

- Step 1. Load memory with a checkerboard data pattern by incrementing from location 0 to maximum.
- Step 2. Deselect device, attempt to load memory with checkerboard-bar data pattern by incrementing from location 0 to maximum.
- Step 3. Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum.
- Step 4. Load memory with a checkerboard-bar pattern by incrementing from location 0 to maximum.
- Step 5. Deselect device, attempt to load memory with checkerboard data pattern by incrementing from location 0 to
- Step 6. Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE <b>A</b>		5962-96877
		REVISION LEVEL A	SHEET 26

DSCC FORM 2234 APR 97

9004708 0035112 465

## STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 98-03-16

Approved sources of supply for SMD 5962-96877 are listed below for immediate acquisition only and shall be added to QML-38535 and MIL-HDBK-103 during the next revision. QML-38535 and MIL-HDBK-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of QML-38535 and MIL-HDBK-103.

Standard microcircuit drawing PIN 1/	Vendor CAGE number	Vendor similar PIN 2/
5962H9687701QXC 5962H9687701VXC	52088	LM1M8CRH-Q40X LM1M8CRH-V40X
5962H9687702QXC 5962H9687702VXC	52088	LM1M8TRH-Q40X LM1M8TRH-V40X
5962H9687703QXC 5962H9687703VXC 5962H9687703QYC 5962H9687703VYC	52088	LM1M8CRH-Q30X LM1M8CRH-V30X LM1M8CRH-Q30Y LM1M8CRH-V30Y
5962H9687704QXC 5962H9687704VXC 5962H9687704QYC 5962H9687704VYC	52088	LM1M8TRH-Q30X LM1M8TRH-V30X LM1M8TRH-Q30Y LM1M8TRH-V30Y
5962H9687705QXC 5962H9687705VXC 5962H9687705QYC 5962H9687705VYC	52088	LM1M8CRH-Q25X LM1M8CRH-V25X LM1M8CRH-Q25Y LM1M8CRH-V25Y
5962H9687706QXC 5962H9687706VXC 5962H9687706QYC 5962H9687706VYC	52088	LM1M8TRH-Q25X LM1M8TRH-V25X LM1M8TRH-Q25Y LM1M8TRH-V25Y

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the Vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE \_\_number\_ Vendor name and address

52088

Lockheed Martin Federal Systems, Incorporated 9500 Godwin Drive Manassas, VA 222110-4104

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

■ 9004708 0035113 3T1 ■