

# **CAT24C44**

### 256-Bit Serial Nonvolatile CMOS Static RAM

#### **FEATURES**

- Single 5V Supply
- Infinite E<sup>2</sup>PROM to RAM Recall
- CMOS and TTL Compatible I/O
- Low CMOS Power Consumption:
  - -Active: 3 mA Max. -Standby: 30 μA Max.
- Power Up/Down Protection
- 10 Year Data Retention

- JEDEC Standard Pinouts:
  - -8-pin DIP
  - -8-pin SOIC
- 100,000 Program/Erase Cycles (E<sup>2</sup>PROM)
- Auto Recall on Power-up
- Commercial, Industrial and Automotive Temperature Ranges


#### DESCRIPTION

The CAT24C44 Serial NVRAM is a 256-bit nonvolatile memory organized as 16 words x 16 bits. The high speed Static RAM array is bit for bit backed up by a nonvolatile E<sup>2</sup>PROM array which allows for easy transfer of data from RAM array to E<sup>2</sup>PROM (STORE) and from E<sup>2</sup>PROM to RAM (RECALL). STORE operations are completed in 10ms max. and RECALL operations typically within 1.5µs. The CAT24C44 features unlimited RAM write operations either through external RAM writes or internal recalls from E<sup>2</sup>PROM. Internal false

store protection circuitry prohibits STORE operations when  $V_{CC}$  is less than 3.5V (typical) ensuring  $E^2PROM$  data integrity.

The CAT24C44 is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 100,000 program/erase cycles (E<sup>2</sup>PROM) and has a data retention of 10 years. The device is available in JEDEC approved 8-pin plastic DIP and SOIC packages.

#### PIN CONFIGURATION




### **PIN FUNCTIONS**

Pin Name	Function
SK	Serial Clock
DI	Serial Input
DO	Serial Data Output
CE	Chip Enable
RECALL	Recall
STORE	Store
Vcc	+5V
V <sub>SS</sub>	Ground

© 1997 by Catalyst Semiconductor, Inc.

## **BLOCK DIAGRAM**



5157 FHD F09

# **MODE SELECTION**(1)(2)

Mode	STORE	RECALL	Software Instruction	Write Enable Latch	Previous Recall Latch
Hardware Recall <sup>(3)</sup>	1	0	NOP	X	X
Software Recall	1	1	RCL	X	X
Hardware Store <sup>(3)</sup>	0	1	NOP	SET	TRUE
Software Store	1	1	STO	SET	TRUE

X = Don't Care

#### POWER-UP TIMING(4)

Symbol	Parameter	Min.	Max.	Units
VCCSR	V <sub>CC</sub> Slew Rate	0.5	0.005	V/m
t <sub>pur</sub>	Power-Up to Read Operations		200	μs
t <sub>puw</sub>	Power-Up to Write or Store Operation		5	ms

## Note:

- (1) The store operation has priority over all the other operations.
- (2) The store operation is inhibited when  $V_{CC}$  is below  $\approx 3.5 V$ .
- (3) NOP designates that the device is not currently executing an instruction.
- (4) This parameter is tested initially and after a design or process change that affects the parameter.

## **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground <sup>(2)</sup> 2.0 to +VCC +2.0V
$V_{\text{CC}}$ with Respect to Ground –2.0V to +7.0V
Package Power Dissipation Capability (Ta = 25°C)1.0W
Lead Soldering Temperature (10 secs) 300°C
Output Short Circuit Current(3) 100 mA

## \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

### **RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Min.	Max.	Units	Reference Test Method
N <sub>END</sub> <sup>(1)</sup>	Endurance	100,000		Cycles/Byte	MIL-STD-883, Test Method 1033
T <sub>DR</sub> <sup>(1)</sup>	Data Retention	10		Years	MIL-STD-883, Test Method 1008
V <sub>ZAP</sub> <sup>(1)</sup>	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
I <sub>LTH</sub> <sup>(1)(4)</sup>	Latch-Up	100		mA	JEDEC Standard 17

#### D.C. OPERATING CHARACTERISTICS

 $V_{CC} = 5V \pm 10\%$ , unless otherwise specified.

			Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
Icco	Current Consumption (Operating)			3	mA	Inputs = 5.5V, T <sub>A</sub> = 0°C All Outputs Unloaded
I <sub>SB</sub>	Current Consumption (Standby)			30	μΑ	CE = V <sub>IL</sub>
ILI	Input Current			2	μΑ	$0 \leq V_{IN} \leq 5.5V$
ILO	Output Leakage Current			10	μΑ	0 ≤ V <sub>OUT</sub> ≤ 5.5V
V <sub>IH</sub>	High Level Input Voltage	2		Vcc	V	
VIL	Low Level Input Voltage	0		0.8	V	
V <sub>OH</sub>	High Level Output Voltage	2.4			٧	I <sub>OH</sub> = –2mA
VoL	Low Level Output Voltage			0.4	V	I <sub>OL</sub> = 4.2mA

## **CAPACITANCE** $T_A = 25^{\circ}C$ , f = 1.0 MHz, $V_{CC} = 5V$

Symbol	Parameter	Max.	Unit	Conditions
C <sub>I/O</sub> (1)	Input/Output Capacitance	10	pF	$V_{I/O} = 0V$
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance	6	pF	$V_{IN} = 0V$

#### Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> +0.5V, which may overshoot to V<sub>CC</sub> +2.0V for periods of less than 20 ns.
- (3) Output shorted for no more than one second. No more than one output shorted at a time.
- (4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from –1V to  $V_{\rm CC}$  +1V.

## A.C. CHARACTERISTICS

 $V_{CC}$  = 5V ±10%, unless otherwise specified.

Symbol	Parameter	Min.	Max.	Units	Conditions
F <sub>SK</sub>	SK Frequency	DC	1	MHz	
tskh	SK Positive Pulse Width	400		ns	
tskl	SK Negative Pulse Width	400		ns	C <sub>L</sub> = 100pF + 1TTL gate
tos	Data Setup Time	400		ns	$V_{OH} = 2.2V, V_{OL} = 0.65V$
toh	Data Hold Time	80		ns	$V_{IH} = 2.2V, V_{IL} = 0.65V$
tpD	SK Data Valid Time		375	ns	Input rise and fall times = 10ns
tz	CE Disable Time		1	μs	
tces	CE Enable Setup Time	800		ns	
tceh	CE Enable Hold Time	400		ns	
tops	CE De-Select Time	800		ns	

# A.C. CHARACTERISTICS, Store Cycle

 $V_{CC} = 5V \pm 10\%$ , unless otherwise specified.

		Limits			
Symbol	Parameter	Min.	Max.	Units	Conditions
tsт	Store Time		10	ms	C <sub>L</sub> = 100pF + 1TTL gate
tstp	Store Pulse Width	200		ns	$V_{OH} = 2.2V, V_{OL} = 0.65V$
tstz	Store Disable Time		100	ns	$V_{IH} = 2.2V, V_{IL} = 0.65V$

# A.C. CHARACTERISTICS, Recall Cycle

 $V_{CC} = 5V \pm 10\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Max.	Units	Conditions
trcc	Recall Cycle Time	2.5		μs	
trcp	Recall Pulse Width	500		ns	C <sub>L</sub> = 100pF + 1TTL gate
t <sub>RCZ</sub>	Recall Disable Time		500	ns	$V_{OH} = 2.2V, V_{OL} = 0.65V$
torc	Recall Enable Time	10		ns	$V_{IH} = 2.2V, V_{IL} = 0.65V$
tarc	Recall Data Access Time		1.5	μs	

## **INSTRUCTION SET**

		Format		
Instruction	Start Bit	Address	OP Code	Operation
WRDS	1	XXXX	000	Reset Write Enable Latch (Disables, Writes and Stores)
STO	1	XXXX	001	Store RAM Data in E <sup>2</sup> PROM
WRITE	1	AAAA	011	Write Data into RAM Address AAAA
WREN	1	XXXX	100	Set Write Enable Latch (Enables, Writes and Stores)
RCL	1	XXXX	1 0 1	Recall E <sup>2</sup> PROM Data into RAM
READ	1	AAAA	1 1 X	Read Data From RAM Address AAAA

X = Don't care

A = Address bit

#### **DEVICE OPERATION**

The CAT24C44 is intended for use with standard microprocessors. The CAT24C44 is organized as 16 registers by 16 bits. Seven 8-bit instructions control the device's operating modes, the RAM reading and writing, and the E²PROM storing and recalling. It is also possible to control the E²PROM store and recall functions in hardware with the STORE and RECALL pins. The CAT24C44 operates on a single 5V supply and will generate, on chip, the high voltage required during a RAM to E²PROM storing operation.

Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin remains in a high impedance state except when outputting data from the device. The  $\overline{\text{CE}}$  (Chip Enable) pin must remain high during the entire data transfer.

The format for all instructions sent to the CAT24C44 is a logical '1' start bit, 4 address bits (data read or write operations) or 4 "Don't Care" bits (device mode operations), and a 3-bit op code (see Instruction Set). For data write operations, the 8-bit instruction is followed by 16 bits of data. For data read instructions, DO will come out of the high impedance state and enable 16 bits of data to be clocked from the device. The 8th bit of the read instruction is a "Don't Care" bit. This is to eliminate any bus contention that would occur in applications where the DI and DO pins are tied together to form a common DI/DO line. A word of caution while clocking data to and


from the device: If the CE pin is prematurely deselected while shifting in an instruction, that instruction will not be executed, and the shift register internal to the CAT24C44 will be cleared. If there are more than or less than 16 clocks during a memory data transfer, an improper data transfer will result. The SK clock is completely static allowing the user to stop the clock and restart it to resume shifting of data.


#### Read

Upon receiving a start bit, 4 address bits, and the 3-bit read command (clocked into the DI pin), the DO pin of the CAT24C44 will come out of the high impedance state and the 16 bits of data, located at the address specified in the instructions, will be clocked out of the device. When clocking data from the device, the first bit clocked out (DO) is timed from the falling edge of the 8th clock, all succeeding bits (D1–D15) are timed from the rising edge of the clock.

#### Write

After receiving a start bit, 4 address bits, and the 3-bit WRITE command, the 16-bit word is clocked into the device for storage into the RAM memory location specified. The CE pin must remain high during the entire write operation.





(1) Bit 8 of READ instruction is "Don't Care".


#### WREN/WRDS

The CAT24C44 powers up in the program disable state (the "write enable latch" is reset). Any programming after power-up or after a WRDS (RAM write/E²PROM store disable) instruction must first be preceded by the WREN (RAM write/E²PROM store enable) instruction. Once writing/storing is enabled, it will remain enabled until power to the device is removed, the WRDS instruction is sent, or an E²PROM store has been executed

(STO). The WRDS (write/store disable) can be used to disable all CAT24C44 programming functions, and will prevent any accidental writing to the RAM, or storing to the E<sup>2</sup>PROM.


Data can be read normally from the CAT24C44 regardless of the "write enable latch" status.

Figure 3. Read Cycle Timing



5157 FHD F04

Figure 4. Write Cycle Timing



5157 FHD F05

### RCL/RECALL

Data is transferred from the E<sup>2</sup>PROM data memory to RAM by either sending the RCL instruction or by pulling the RECALL input pin low. A recall operation must be performed before the E<sup>2</sup>PROM store, or RAM write operations can be executed. Either a hardware or software recall operation will set the "previous recall" latch internal to the CAT24C44.

#### POWER-ON RECALL

The CAT24C44 has a power-on recall function that transfers the E²PROM data to the RAM. After Power-up, all functions are inhibited for at least 200ns ( $T_{pur}$ ) from stable  $V_{cc}$ .

## STO/STORE


Data in the RAM memory area is stored in the E<sup>2</sup>PROM memory either by sending the STO instruction or by pulling the STORE input pin low. As security against any

inadvertent store operations, the following conditions must each be met before data can be transferred into nonvolatile storage:

- The "previous recall" latch must be set (either a software or hardware recall operation).
- The "write enable" latch must be set (WREN instruction issued).
- STO instruction issued or STORE input low.


During the store operation, all other CAT24C44 functions are inhibited. Upon completion of the store operation, the "write enable" latch is reset. The device also provides false store protection whenever  $V_{\rm CC}$  falls below a 3.5V level. If  $V_{\rm CC}$  falls below this level, the store operation is disabled and the "write enable" latch is reset.

Figure 5. Recall Cycle Timing




5157 FHD F06

Figure 6. Hardware Store Cycle Timing



5157 FHD F07

Figure 7. Non-Data Operations




5157 FHD F08

#### **Start Bit Timing**

The CAT24C44 features an alternate start bit timing where the device will accept a start bit that is generated when both SK and DI are high with respect to a low to


high transition of CE (see Figure 8). Once this start bit is generated all subsequent data is clocked into the device on the positive clock edge of SK.

Figure 8. Alternate Start Bit Timing Example: Read Instruction



5157 FHD F10

### **ORDERING INFORMATION**



\* -40° to +125°C is available upon request

24C44 F11

Notes:

(1) The device used in the above example is a 24C44SI-TE7 (SOIC, Industrial Temperature, Tape & Reel)