

# 72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM

#### **Features**

- · Supports bus operation up to 250 MHz
- · Available speed grades are 250, 200, and 167 MHz
- Registered inputs and outputs for pipelined operation
- Optimal for performance (double cycle deselect)
- · Depth expansion without wait state
- 2.5V core power supply (V<sub>DD</sub>)
- 2.5V/1.8V IO supply (V<sub>DDQ</sub>)
- · Fast clock-to-output times
  - 3.0 ns (for 250-MHz device)
- Provide high performance 3-1-1-1 access rate
- User selectable burst counter supporting Intel<sup>®</sup> Pentium<sup>®</sup> interleaved or linear burst sequences
- · Separate processor and controller address strobes
- · Synchronous self timed writes
- · Asynchronous output enable
- CY7C1484V25, CY7C1485V25 available in JEDECstandard Pb-free 100-pin TQFP, Pb-free and non-Pb-free 165-ball FBGA package
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- · "ZZ" Sleep Mode option

## Functional Description[1]

The CY7C1484V25/CY7C1485V25 SRAM integrates 2M x 36/4M x 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all <u>ad</u>dresses, all data inputs, address-pipelining <u>Chip</u> Enable ( $\overline{\text{CE}}_1$ ), depth-expansion <u>Chip</u> Enables ( $\overline{\text{CE}}_2$  and  $\overline{\text{CE}}_3$ ), B<u>urst</u> Control inputs (ADSC, ADSP, and ADV), Write Enables ( $\overline{\text{BW}}_X$  and BWE), and Global <u>Write</u> ( $\overline{\text{GW}}$ ). Asynchronous inputs include the Output Enable ( $\overline{\text{OE}}$ ) and the ZZ pin.

Addresses and chip enables are registered at the rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self timed write cycle. This part supports byte write operations (see "Pin Definitions" on page 5 and "Truth Table" on page 8 for further details). Write cycles can be one to four bytes wide, as controlled by the byte write control inputs. GW active LOW causes all bytes to be written. This device incorporates an additional pipelined enable register, which delays turning off the output buffers an additional cycle when a deselect is executed. This feature allows depth expansion without penalizing system performance.

The CY7C1484V25/CY7C1485V25 operates from a +2.5V core power supply while all outputs operate with a +2.5V or a +1.8V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

#### Selection Guide


	250 MHz	200 MHz	167 MHz	Unit
Maximum Access Time	3.0	3.0	3.4	ns
Maximum Operating Current	450	450	400	mA
Maximum CMOS Standby Current	120	120	120	mA

#### Note


1. For best practices recommendations, please refer to the Cypress application note AN1064, SRAM System Guidelines.



## Logic Block Diagram - CY7C1484V25 (2M x 36)




# Logic Block Diagram – CY7C1485V25 (4M x 18)





## **Pin Configurations**

#### 100-Pin TQFP Pinout





## Pin Configurations (continued)

## 165-Ball FBGA (15 x 17 x 1.4 mm) Pinout CY7C1484V25 (2M x 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	CE <sub>1</sub>	BW <sub>C</sub>	BW <sub>B</sub>	CE <sub>3</sub>	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE <sub>2</sub>	BW <sub>D</sub>	$\overline{BW}_A$	CLK	GW	ŌE	ADSP	Α	NC/576M
С	$DQP_C$	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC/1G	DQPB
D	DQ <sub>C</sub>	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_B$	$DQ_B$
E	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_B$	$DQ_B$
F	DQ <sub>C</sub>	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_B$	$DQ_B$
G	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
K	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_A$	$DQ_A$
M	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_A$	$DQ_A$
N	DQP <sub>D</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	Α	NC	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	DQP <sub>A</sub>
Р	NC	Α	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	Α

## CY7C1485V25 (4M x 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	Œ <sub>1</sub>	$\overline{BW}_B$	NC	CE <sub>3</sub>	BWE	ADSC	ADV	Α	Α
В	NC/144M	Α	CE <sub>2</sub>	NC	$\overline{BW}_A$	CLK	GW	OE	ADSP	Α	NC/576M
С	NC	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC/1G	$DQP_A$
D	NC	$DQ_B$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
E	NC	DQ <sub>B</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
F	NC	$DQ_B$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
G	NC	$DQ_B$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	$DQ_A$
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_B$	NC	$V_{DDQ}$	$V_{DD}$	'V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
K	$DQ_B$	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
L	$DQ_B$	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
М	DQ <sub>B</sub>	NC	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	NC
N	DQPB	NC	$V_{\mathrm{DDQ}}$	$V_{SS}$	NC	Α	NC	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	NC
Р	NC	Α	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



## **Pin Definitions**

Pin Name	Ю	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK if $\overline{ADSP}$ or $\overline{ADSC}$ is active LOW, and $\overline{CE}_1$ , $\overline{CE}_2$ , and $\overline{CE}_3$ are sampled active. A1: A0 are fed to the two-bit counter.
BW <sub>A</sub> ,BW <sub>B</sub> BW <sub>C</sub> ,BW <sub>D</sub>	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	<b>Global Write Enable Input, active LOW</b> . When asserted LOW on the rising <u>edge</u> of $\underline{CLK}$ , a global write is conducted (ALL bytes are written, regardless of the values on $\overline{BW}_X$ and $\overline{BWE}$ ).
BWE	Input- Synchronous	<b>Byte Write Enable Input, active LOW.</b> Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- Clock	Clock Input. Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW during a burst operation.
CE <sub>1</sub>	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE_3}$ to select or deselect the device. ADSP is ignored if $\overline{CE_1}$ is HIGH. $\overline{CE_1}$ is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE <sub>1</sub> and CE <sub>3</sub> to select or deselect the device. CE <sub>2</sub> is sampled only when a new external address is loaded.
CE <sub>3</sub>	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_2$ to select or deselect the device. $\overline{CE}_3$ is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the IO pins. When LOW, the IO pins behave as outputs. When deasserted HIGH, DQ pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE <sub>1</sub> is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	<b>ZZ</b> "sleep" Input, active HIGH. When asserted HIGH, places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull down.
DQs, DQPs	IO- Synchronous	<b>Bidirectional Data IO lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP <sub>X</sub> are placed in a tri-state condition.
$V_{DD}$	Power Supply	Power supply inputs to the core of the device.
$V_{SS}$	Ground	Ground for the core of the device.
V <sub>SSQ</sub> <sup>[2]</sup>	IO Ground	Ground for the IO circuitry.
$V_{DDQ}$	IO Power Supply	Power supply for the IO circuitry.

 $<sup>\</sup>begin{tabular}{ll} \textbf{Note}\\ \textbf{2.} & \textbf{Applicable for TQFP package}. \begin{tabular}{ll} \textbf{For BGA package} \begin{tabular}{ll} \textbf{V}_{SS} \begin{tabular}{ll} \textbf{serves as ground for the core and the IO circuitry.} \end{tabular}$ 



### Pin Definitions (continued)

Pin Name	Ю	Description
MODE	Input- Static	<b>Selects Burst Order</b> . When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode Pin has an internal pull up.
TDO	JTAG Serial Output Synchronous	<b>Serial data-out to the JTAG circuit</b> . Delivers data on the negative edge of TCK. If the JTAG feature is not used, this pin should be disconnected. This pin is not available on TQFP packages.
TDI	JTAG Serial Input Synchronous	<b>Serial data-in to the JTAG circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
TMS	JTAG Serial Input Synchronous	<b>Serial data-in to the JTAG circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
TCK	JTAG Clock	Clock input to the JTAG circuitry. If the JTAG feature is not used, this pin must be connected to $V_{SS}$ . This pin is not available on TQFP packages.
NC	_	No Connects. Not internally connected to the die
NC(144M, 288M, 576M, 1G)	-	<b>These pins are not connected</b> . They will be used for expansion to the 144M, 288M, 576M and 1G densities.

#### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1484V25/CY7C1485V25 supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the ADSP or ADSC. The ADV input controls address advancement through the burst sequence. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW $_{\rm X}$ ) inputs. GW overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self timed write circuitry.

Synchronous Chip Selects  $\overline{\text{CE}}_1$ ,  $\text{CE}_2$ ,  $\overline{\text{CE}}_3$  and an asynchronous Output Enable ( $\overline{\text{OE}}_1$ ) provide easy bank selection and output tri-state control. ADSP is ignored if  $\overline{\text{CE}}_1$  is HIGH.

#### **Single Read Accesses**

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) chip selects are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE $_1$  is HIGH. The address presented to the address inputs is stored into the address advancement logic and the Address Register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data

is allowed to propagate through the output register and onto the data bus within  $t_{\text{co}}$  if  $\overline{\text{OE}}$  is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state; its outputs are always tri-stated during the  $\underline{\text{first}}$  cycle of the access. After the first cycle of the access, the  $\overline{\text{OE}}$  signal controls the outputs. Consecutive single read cycles are supported.

The CY7C1484V25/CY7C1485V25 is a double cycle deselect part. After the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output tri-states immediately after the next clock rise.

#### Single Write Accesses Initiated by ADSP

This access is initiated when <u>both</u> of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) chip select is asserted active. The address presented is loaded into the address register and the address advancement logic <u>while being delivered</u> to the <u>me</u>mory core. The write signals (GW, BWE, and  $\overline{\text{BW}}_{\text{X}}$ ) and ADV inputs are ignored during this first cycle.

 $\overline{\text{ADSP}}$  triggered write accesses need two clock cycles to complete. If  $\overline{\text{GW}}$  is asserted LOW on the second clock rise, the data presented to the  $\text{DQ}_{\text{X}}$  inputs is written into the corresponding address location in the memory core. If  $\overline{\text{GW}}$  is HIGH, then the  $\overline{\text{BWE}}$  and  $\overline{\text{BW}}_{\text{X}}$  signals control the write operation. The CY7C1484V25/CY7C1485V25 provides byte write capability that is described in the "Truth Table for Read/Write" on page 9. Asserting BWE with the selected Byte Write input will selectively write to only the desired bytes. Bytes not selected during a byte write operation remain unaltered. A synchronous self timed write mechanism is provided to simplify the write operations.

Because the CY7C1484V25/CY7C1485V25 is a common IO device, the Output Enable (OE) must be deasserted HIGH before presenting data to the DQ inputs. Doing so tri-states the output drivers. As a safety precaution, DQ are automatically



tri-stated whenever a write cycle is detected, regardless of the state of  $\overline{\text{OE}}$ .

## Single Write Accesses Initiated by ADSC

 $\overline{\text{ADSC}}$  write accesses  $\overline{\text{are initiated}}$  when the following  $\overline{\text{conditions}}$  are satisfied: (1)  $\overline{\text{ADSC}}$  is asserted LOW, (2)  $\overline{\text{ADSP}}$  is deasserted HIGH, (3) chip select is asserted active, and (4) the appropriate combination of the write inputs ( $\overline{\text{GW}}$ ,  $\overline{\text{BWE}}$ , and  $\overline{\text{BW}}_{\chi}$ ) are asserted active to conduct a write to the desired byte(s).  $\overline{\text{ADSC}}$  triggered write accesses need a single clock cycle to complete. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The  $\overline{\text{ADV}}$  input is ignored during this cycle. If a global write is conducted, the data presented to the  $\overline{\text{DQ}}_{\chi}$  is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism is provided to simplify the write operations.

Because the CY7C1484V25/CY7C1485V25 is a common IO device, the Output Enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the DQ $_X$  inputs. Doing so tri-states the output drivers. As a safety precaution, DQ $_X$  are automatically tri-stated whenever a write cycle is detected, regardless of the state of  $\overline{OE}$ .

#### **Burst Sequences**

The CY7C1484V25/CY7C1485V25 provides a two-bit wraparound counter, fed by  $A_{[1:0]},$  that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input. Both read and write burst operations are supported.

Asserting ADV LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

#### Sleep Mode

The ZZ input pin is asynchronous. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected before entering the "sleep" mode. CEs, ADSP, and ADSC must remain inactive for the duration of total part of the transport of the duration of total part of the duration of the transport of transport of the tra

# Interleaved Burst Address Table (MODE = Floating or $V_{DD}$ )

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

# Linear Burst Address Table (MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
$I_{DDZZ}$	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		120	mA
$t_{ZZS}$	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ Active to sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns



#### **Truth Table**

The truth table for CY7C1484V25/CY7C1485V25 follows. [3, 4, 5, 6, 7]

Operation	Add. Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselect Cycle, Power Down	None	Н	Х	Х	L	Х	L	Х	Х	Χ	L-H	Tri-State
Deselect Cycle, Power Down	None	L	L	Х	L	L	Х	Х	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	Х	Н	L	L	Х	Х	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	L	Х	L	Н	L	Х	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	Х	Н	L	Н	L	Х	Х	Х	L-H	Tri-State
Sleep Mode, Power Down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Н	L-H	Tri-State
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	L	Х	L-H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	Tri-State
Write Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L-H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	Tri-State
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Χ	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	Tri-State
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Χ	L-H	D
Write Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Χ	L-H	D

Notes

3. X = "Don't Care." H = Logic HIGH, L = Logic LOW.

4. WRITE = L when any one or more Byte Write Enable signals and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals, BWE, GW = H.

5. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

6. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>X</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.

OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



## **Truth Table for Read/Write**

The read/write truth table for CY7C1484V25 follows. [5, 8]

Function (CY7C1484V25)	GW	BWE	BW <sub>D</sub>	BW <sub>C</sub>	BW <sub>B</sub>	BW <sub>A</sub>
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	Н	L	Н	Н	Н	L
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

## **Truth Table for Read/Write**

The read/write truth table for CY7C1485V25 follows.<sup>[5]</sup>

Function (CY7C1485V25)	GW	BWE	BW <sub>B</sub>	BW <sub>A</sub>
Read	Н	Н	Х	Х
Read	Н	L	Н	Н
Write Byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	Н	L	Н	L
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	L	Н
Write All Bytes	Н	L	L	L

<sup>8.</sup> Table contains only a partial listing of the byte write combinations. Any combination of  $\overline{BW}_X$  is valid. Appropriate write is based on which byte write is active.



#### IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1484V25/CY7C1485V25 incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 2.5V or 1.8V I/O logic levels.

The CY7C1484V25/CY7C1485V25 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, tie TCK LOW ( $V_{SS}$ ) to prevent device clocking. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to  $V_{DD}$  through a pull up resistor. TDO must be left unconnected. During power up, the device comes up in a reset state, which does not interfere with the operation of the device.

## **TAP Controller State Diagram**



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

#### **Test Access Port (TAP)**

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input gives commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


#### Test Data-In (TDI)

The TDI ball serially inputs information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See TAP Controller Block Diagram.)

#### Test Data-Out (TDO)

The TDO output ball serially clocks data-out from the registers. Whether the output is active depends on the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See TAP Controller State Diagram.)

## **TAP Controller Block Diagram**



#### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and enable data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.



#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the "TAP Controller Block Diagram" on page 10. During power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary '01' pattern to enable fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW  $(V_{SS})$  when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. The x36 configuration has a 73-bit-long register and the x18 configuration has a 54-bit-long register.

The boundary scan register is loaded with the contents of the RAM IO ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the IO ring.

The Boundary Scan Order tables on page 14 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in "Identification Register Definitions" on page 13.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in "Identification Codes" on page 14. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the IO buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of

SAMPLE/PRELOAD; rather, it performs a capture of the IO ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller must be moved into the Update-IR state.

#### **EXTEST**

EXTEST is a mandatory 1149.1 instruction, which is to be executed whenever the instruction register is loaded with all zeros. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-zero instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

#### **IDCODE**

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and enables the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is in a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1 compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

Be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, but the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output may undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that may be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time ( $t_{CS}$  plus  $t_{CH}$ ).



The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

Note that because the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction has the same effect as the Pause-DR command.


#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

## **TAP Timing**



## **TAP AC Switching Characteristics**

Over the Operating Range<sup>[9, 10]</sup>

Parameter	Description	Min	Max	Unit
Clock	,	<u> </u>	l	
t <sub>TCYC</sub>	TCK Clock Cycle Time	50		ns
t <sub>TF</sub>	TCK Clock Frequency		20	MHz
t <sub>TH</sub>	TCK Clock HIGH time	20		ns
t <sub>TL</sub>	TCK Clock LOW time	20		ns
Output Time	es			
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		10	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns
Setup Times	<u> </u>		•	
t <sub>TMSS</sub>	TMS Setup to TCK Clock Rise	5		ns
t <sub>TDIS</sub>	TDI Setup to TCK Clock Rise	5		ns
t <sub>CS</sub>	Capture Setup to TCK Rise	5		
Hold Times			•	
t <sub>TMSH</sub>	TMS hold after TCK Clock Rise	5		ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5		ns
t <sub>CH</sub>	Capture Hold after Clock Rise	5		ns

#### Notes

<sup>9.</sup>  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register.


<sup>10.</sup> Test conditions are specified using the load in TAP AC Test Conditions.  $t_R/t_F = 1$  ns.



#### 2.5V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V


## 2.5V TAP AC Output Load Equivalent



#### 1.8V TAP AC Test Conditions

Input pulse levels	. 0.2V to $V_{\rm DDQ}$ – 0.2
Input rise and fall time	1 ns
Input timing reference levels	9V
Output reference levels	0.9V
Test load termination supply voltage	0.9V

## 1.8V TAP AC Output Load Equivalent



## **TAP DC Electrical Characteristics And Operating Conditions**

 $(0^{\circ}\text{C} < \text{T}_{\text{A}} < +70^{\circ}\text{C}; \text{V}_{\text{DD}} = 2.5\text{V} \pm 0.125\text{V} \text{ unless otherwise noted})^{[11]}$ 

Parameter	Description	Test C	onditions	Min.	Max.	Unit
V <sub>OH1</sub>	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	V <sub>DDQ</sub> = 2.5V	1.7		V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = -100 μA	V <sub>DDQ</sub> = 2.5V	2.1		V
			V <sub>DDQ</sub> = 1.8V	1.6		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 1.0 mA	V <sub>DDQ</sub> = 2.5V		0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 2.5V		0.2	V
			V <sub>DDQ</sub> = 1.8V		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		V <sub>DDQ</sub> = 2.5V	1.7	V <sub>DD</sub> + 0.3	V
			$V_{DDQ} = 1.8V$	1.26	V <sub>DD</sub> + 0.3	V
$V_{IL}$	Input LOW Voltage		$V_{DDQ} = 2.5V$	-0.3	0.7	V
			V <sub>DDQ</sub> = 1.8V	-0.3	0.36	V
$I_X$	Input Load Current	$GND \leq V_I \leq V_{DDQ}$		<b>–</b> 5	5	μΑ

## **Identification Register Definitions**

Instruction Field	CY7C1484V25 (2M x 36)	CY7C1485V25 (4M x 18)	Description
Revision Number (31:29)	000	000	Describes the version number
Device Depth (28:24)	01011	01011	Reserved for internal use
Architecture/Memory Type(23:18)	000110	000110	Defines memory type and architecture
Bus Width/Density (17:12)	100100	010100	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	Enables unique identification of SRAM vendor
ID Register Presence Indicator (0)	1	1	Indicates the presence of an ID register

#### Note

11. All voltages refer to V<sub>SS</sub> (GND).



## **Scan Register Sizes**

Register Name	Bit Size (x36)	Bit Size(x18)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order -165BGA	73	54

## **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures IO ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/ PRELOAD	100	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

## **Boundary Scan Exit Order (2M x 36)**

Bit #	165-Ball ID
1	C1
2	D1
3	E1
4	D2
5	E2
6	F1
7	G1
8	F2
9	G2
10	J1
11	K1
12	L1
13	J2
14	M1
15	N1
16	K2
17	L2
18	M2
19	R1
20	R2

Bit#	165-Ball ID
21	R3
22	P2
23	R4
24	P6
25	R6
26	N6
27	P11
28	R8
29	P3
30	P4
31	P8
32	P9
33	P10
34	R9
35	R10
36	R11
37	N11
38	M11
39	L11
40	M10

Bit#	165-Ball ID
41	L10
42	K11
43	J11
44	K10
45	J10
46	H11
47	G11
48	F11
49	E11
50	D10
51	D11
52	C11
53	G10
54	F10
55	E10
56	A10
57	B10
58	A9
59	B9
60	A8

Bit#	165-Ball ID
61	B8
62	A7
63	B7
64	B6
65	A6
66	B5
67	A5
68	A4
69	B4
70	B3
71	A3
72	A2
73	B2



# Boundary Scan Exit Order (4M x 18)

Bit #	165-Ball ID
1	D2
2	E2
3	F2
4	G2
5	J1
6	K1
7	L1
8	M1
9	N1
10	R1
11	R2
12	R3
13	P2
14	R4
15	P6
16	R6
17	N6
18	P11

Bit#	165-Ball ID
19	R8
20	P3
21	P4
22	P8
23	P9
24	P10
25	R9
26	R10
27	R11
28	M10
29	L10
30	K10
31	J10
32	H11
33	G11
34	F11
35	E11
36	D11

Bit #	165-Ball ID
37	C11
38	A11
39	A10
40	B10
41	A9
42	B9
43	A8
44	B8
45	A7
46	B7
47	B6
48	A6
49	B5
50	A4
51	B3
52	A3
53	A2
54	B2



### **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied ...... –55°C to +125°C Supply Voltage on  $V_{DD}$  Relative to GND.......-0.5 V to +3.6 VSupply Voltage on  $\rm V_{\rm DDQ}$  Relative to GND ...... –0.5V to +V  $_{\rm DD}$ DC Voltage Applied to Outputs in Tri-State ...... –0.5V to V<sub>DDQ</sub> + 0.5V

DC Input Voltage	$-0.5V$ to $V_{DD} + 0.5V$
Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	>2001V
Latch Up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	$V_{DD}$	$V_{DDQ}$
Commercial	0°C to +70°C	2.5V -5%/+5%	1.7V to V <sub>DD</sub>
Industrial	–40°C to +85°C		

# **Electrical Characteristics**Over the Operating Range<sup>[12, 13]</sup>

Parameter	Description	Test Condition	ons	Min.	Max.	Unit
$V_{DD}$	Power Supply Voltage			2.375	2.625	V
$V_{DDQ}$	IO Supply Voltage	For 2.5V IO		2.375	$V_{DD}$	V
		For 1.8V IO		1.7	1.9	V
V <sub>OH</sub>	Output HIGH Voltage	For 2.5V IO, I <sub>OH</sub> = -1.0 mA		2.0		V
		For 1.8V IO, I <sub>OH</sub> = –100 μA		1.6		V
V <sub>OL</sub>	Output LOW Voltage	For 2.5V IO, I <sub>OL</sub> = 1.0 mA			0.4	V
		For 1.8V IO, I <sub>OL</sub> = 100 μA			0.2	V
V <sub>IH</sub>	Input HIGH Voltage[12]	For 2.5V IO		1.7	V <sub>DD</sub> + 0.3V	V
		For 1.8V IO		1.26	$V_{DD} + 0.3V$	V
V <sub>IL</sub>	Input LOW Voltage <sup>[12]</sup>	For 2.5V IO		-0.3	0.7	V
		For 1.8V IO		-0.3	0.36	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \leq V_I \leq V_DDQ$		<b>-</b> 5	5	μА
Input Currer	Input Current of MODE	Input = V <sub>SS</sub>		-30		μА
		Input = V <sub>DD</sub>		5	μΑ	
Input Current of ZZ		Input = V <sub>SS</sub>		<b>–</b> 5		μА
		Input = V <sub>DD</sub>		30	μΑ	
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_1 \le V_{DDQ_1}$ Output Disabled		<b>–</b> 5	5	μА
$I_{DD}$	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA,	4.0-ns cycle, 250 MHz		450	mA
	Current	$f = f_{MAX} = 1/t_{CYC}$	5.0-ns cycle, 200 MHz		450	mA
			6.0-ns cycle, 167 MHz		400	mA
I <sub>SB1</sub>	Automatic CE	V <sub>DD</sub> = Max, Device Deselected,	4.0-ns cycle, 250 MHz		200	mA
	Power Down	$V_{IN}^{ID} \ge V_{IH}$ or $V_{IN} \le V_{IL}$	5.0-ns cycle, 200 MHz		200	mA
	Current—TTL Inputs	$f = f_{MAX} = 1/t_{CYC}$	6.0-ns cycle, 167 MHz		200	mA
I <sub>SB2</sub>	Automatic CE Power Down Current—CMOS Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \le 0.3 V$ or $V_{IN} \ge V_{DDQ} - 0.3 V$ , f = 0	All speeds		120	mA
I <sub>SB3</sub>	Automatic CE	V <sub>DD</sub> = Max, Device Deselected,	4.0-ns cycle, 250 MHz		200	mA
	Power Down Current—CMOS Inputs	$ \text{or V}_{\text{IN}} \le 0.3 \text{V or V}_{\text{IN}} \ge \text{V}_{\text{DDQ}} - 0.3 \text{V}$	5.0-ns cycle, 200 MHz		200	mA
		$f = f_{MAX} = 1/t_{CYC}$	6.0-ns cycle, 167 MHz		200	mA
I <sub>SB4</sub>	Automatic CE Power Down Current—TTL Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f = 0	All Speeds		135	mA

<sup>12.</sup> Overshoot:  $V_{IH}(AC) < V_{DD}$  +1.5V (pulse width less than  $t_{CYC}/2$ ). Undershoot:  $V_{IL}(AC) > -2V$  (pulse width less than  $t_{CYC}/2$ ). 13. Power up: assumes a linear ramp from 0V to  $V_{DD}(min.)$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



## Capacitance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	100 TQFP Package	165 FBGA Package	Unit
C <sub>ADDRESS</sub>	Address Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	6	pF
C <sub>DATA</sub>	Data Input Capacitance	V <sub>DD</sub> = 2.5V V <sub>DDO</sub> = 2.5V	5	5	pF
C <sub>CTRL</sub>	Control Input Capacitance	VDDQ - 2.5V	8	8	pF
C <sub>CLK</sub>	Clock Input Capacitance		6	6	pF
C <sub>I/O</sub>	Input/Output Capacitance		5	5	pF


#### **Thermal Resistance**

Tested initially and after any design or process change that may affect these parameters.


Parameter	Description Test Conditions		100 TQFP Package	165 FBGA Package	Unit
$\Theta_{JA}$		Test conditions follow standard test methods and procedures for	24.63	16.3	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)	measuring thermal impedance, per EIA/JESD51.	2.28	2.1	°C/W

## **AC Test Loads and Waveforms**

## 2.5V IO Test Load



### 1.8V IO Test Load





## **Switching Characteristics**

Over the Operating Range. Timing reference level is 1.25V when  $V_{DDQ}$  = 2.5V and is 0.9V when  $V_{DDQ}$  = 1.8V. Test conditions shown in (a) of "AC Test Loads and Waveforms" on page 17 unless otherwise noted.

Parameter	Description	250 MHz		200 MHz		167 MHz		
	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (Typical) to the First Access <sup>[14]</sup>	1		1		1		ms
Clock				ı		I.		
t <sub>CYC</sub>	Clock Cycle Time	4.0		5		6		ns
t <sub>CH</sub>	Clock HIGH	2.0		2.0		2.2		ns
t <sub>CL</sub>	Clock LOW	2.0		2.0		2.2		ns
Output Times			•	•	•	•	•	
t <sub>CO</sub>	Data Output Valid After CLK Rise		3.0		3.0		3.4	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	1.3		1.3		1.5		ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[15, 16, 17]</sup>	1.3		1.3		1.5		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[15, 16, 17]</sup>		3.0		3.0		3.4	ns
t <sub>OEV</sub>	OE LOW to Output Valid	3.0			3.0		3.4	ns
t <sub>OELZ</sub>	OE LOW to Output Low-Z <sup>[15, 16, 17]</sup>	0		0		0		ns
t <sub>OEHZ</sub>	OE HIGH to Output High-Z <sup>[15, 16, 17]</sup>		3.0		3.0		3.4	ns
Setup Times			•	•	•	•	•	
t <sub>AS</sub>	Address Setup Before CLK Rise	1.4		1.4		1.5		ns
t <sub>ADS</sub>	ADSC, ADSP Setup Before CLK Rise	1.4		1.4		1.5		ns
t <sub>ADVS</sub>	ADV Setup Before CLK Rise	1.4		1.4		1.5		ns
t <sub>WES</sub>	GW, BWE, BW <sub>X</sub> Setup Before CLK Rise	1.4		1.4		1.5		ns
t <sub>DS</sub>	Data Input Setup Before CLK Rise	1.4		1.4		1.5		ns
t <sub>CES</sub>	Chip Enable Setup Before CLK Rise	1.4		1.4		1.5		ns
Hold Times								
t <sub>AH</sub>	Address Hold After CLK Rise	0.4		0.4		0.5		ns
t <sub>ADH</sub>	ADSP, ADSC Hold After CLK Rise	0.4		0.4		0.5		ns
t <sub>ADVH</sub>	ADV Hold After CLK Rise	0.4		0.4		0.5		ns
t <sub>WEH</sub>	GW, BWE, BW <sub>X</sub> Hold After CLK Rise	0.4		0.4		0.5		ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.4		0.4		0.5		ns
t <sub>CEH</sub>	Chip Enable Hold After CLK Rise	0.4		0.4		0.5		ns

<sup>14.</sup> This part has an internal voltage regulator; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD</sub>(minimum) initially before a read or write operation

 <sup>15.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of "AC Test Loads and Waveforms" on page 17. Transition is measured ±200 mV from steady-state voltage.
 16. At any supplied voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z before Low-Z under the same system conditions.
 17. This assumption is assumption to achieve the same system conditions.


<sup>17.</sup> This parameter is sampled and not 100% tested.



## **Switching Waveforms**

Figure 1 shows read cycle timing waveforms.<sup>[18]</sup>

Figure 1. Read Cycle Timing



18. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH, and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH,  $\overline{CE}_2$  is LOW, or  $\overline{CE}_3$  is HIGH.


Note



## Switching Waveforms (continued)

Figure 2 shows write cycle timing waveforms.<sup>[18, 19]</sup>

Figure 2. Write Cycle Timing



Note


<sup>19.</sup> Full width write can be initiated by either  $\overline{\text{GW}}$  LOW; or by  $\overline{\text{GW}}$  HIGH,  $\overline{\text{BWE}}$  LOW, and  $\overline{\text{BW}}_X$  LOW.



## Switching Waveforms (continued)

Figure 3 shows read/write cycle timing waveforms.<sup>[18, 20, 21]</sup>

Figure 3. Read/Write Cycle Timing



#### Notes


20. The data bus (Q) remains in high-Z following a write cycle, unless a new read access is initiated by ADSP or ADSC. 21. GW is HIGH.



## Switching Waveforms (continued)

Figure 4 shows ZZ mode timing waveforms. [22, 23]

Figure 4. ZZ Mode Timing



Notes
22. Device must be deselected when entering ZZ mode. See "Truth Table" on page 8 for all possible signal conditions to deselect the device.
23. DQs are in high-Z when exiting ZZ sleep mode



## **Ordering Information**


Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
167	CY7C1484V25-167AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1485V25-167AXC			
	CY7C1484V25-167BZC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1485V25-167BZC			
	CY7C1484V25-167BZXC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	]
	CY7C1485V25-167BZXC			
	CY7C1484V25-167AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1485V25-167AXI			
	CY7C1484V25-167BZI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	]
	CY7C1485V25-167BZI			
	CY7C1484V25-167BZXI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1485V25-167BZXI			
200	CY7C1484V25-200AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1485V25-200AXC			
	CY7C1484V25-200BZC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1485V25-200BZC			
	CY7C1484V25-200BZXC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	1
	CY7C1485V25-200BZXC			
	CY7C1484V25-200AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1485V25-200AXI			
	CY7C1484V25-200BZI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1485V25-200BZI			
	CY7C1484V25-200BZXI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	1
	CY7C1485V25-200BZXI			
250	CY7C1484V25-250AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1485V25-250AXC			
	CY7C1484V25-250BZC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1485V25-250BZC			
	CY7C1484V25-250BZXC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	1
	CY7C1485V25-250BZXC			
	CY7C1484V25-250AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial
	CY7C1485V25-250AXI			
	CY7C1484V25-250BZI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1485V25-250BZI			
	CY7C1484V25-250BZXI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1485V25-250BZXI			



## **Package Diagrams**


Figure 5. 100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm), 51-85050





## Package Diagrams (continued)

Figure 6. 165-Ball FBGA (15 x 17 x 1.4 mm), 51-85165



i486 is a trademark, and Intel and Pentium are registered trademarks of Intel Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.



## **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	114672	08/21/02	PKS	New Data Sheet
*A	118285	01/20/03	HGK	Changed tCO from 2.4 to 2.6 ns for 250 MHz Updated Features on package offering Updated Ordering information Changed Advanced Information to Preliminary
*B	233368	See ECN	NJY	Changed timing diagrams Changed logic block diagrams Modified Functional Description Modified "Functional Overview" section Added boundary scan order for all packages Included thermal numbers and capacitance values for all packages Included IDD and ISB values Removed 250-MHz offering and included 225-MHz speed bin Changed package outline for 165FBGA package Removed 119-BGA package offering
*C	299511	See ECN	SYT	Removed 225-MHz offering and included 250-MHz speed bin Changed $t_{\rm CYC}$ from 4.4 ns to 4.0 ns for 250-MHz Speed Bin Changed $\Theta_{\rm JA}$ from 16.8 to 24.63 °C/W and $\Theta_{\rm JC}$ from 3.3 to 2.28 °C/W for 10 TQFP Package on Page # 16 Added lead-free information for 100-Pin TQFP and 165 FBGA Packages Added comment of 'Lead-free BG packages availability' below the Ordering Information
*D	320197	See ECN	PCI	Changed typo in the part number from CY7C1484V33 and CY7C1485V33 (CY7C1484V25 and CY7C1485V25 respectively on page numbers 2, 3, 4 and 21
*E	331513	See ECN	PCI	Unshaded 200 and 167 MHz speed bins in the AC/DC Table and Selection Guide Address expansion pins/balls in the pinouts for all packages are modified as per JEDEC standard Added Address Expansion pins in the Pin Definitions Table Added Industrial Operating Range Modified V <sub>OL</sub> , V <sub>OH</sub> Test Conditions Updated Ordering Information Table
*F	416221	See ECN	RXU	Converted from Preliminary to Final Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Changed the description of $I_X$ from Input Load Current to Input Leakage Current on page# 16   Changed the $I_X$ current values of MODE on page # 16 from -5 $\mu$ A and 30 $\mu$ A to -30 $\mu$ A and 5 $\mu$ A   Changed the $I_X$ current values of ZZ on page # 16 from -30 $\mu$ A and 5 $\mu$ A   to -5 $\mu$ A and 30 $\mu$ A   Changed $V_{IH} \leq V_{DD}$ to $V_{IH} < V_{DD}$ on page # 16   Replaced Package Name column with Package Diagram in the Ordering Information table
*G	472335	See ECN	VKN	Added the Maximum Rating for Supply Voltage on $V_{DDQ}$ Relative to GND Changed $t_{TH}$ , $t_{TL}$ from 25 ns to 20 ns and $t_{TDOV}$ from 5 ns to 10 ns in TAP At Switching Characteristics table Updated the Ordering Information table.
*H	1062042	See ECN	VKN/KKVTMP	Added footnote #2 related to V <sub>SSO</sub>