



900MHz TTL/CMOS Potato Chip

FEATURES:	DESCRIPTION:
<ul style="list-style-type: none"> . Patented technology . Operating frequency up to 900MHz with 2pf load . Operating frequency up to 700MHz with 5pf load . Operating frequency up to 350MHz with 15pf load . Operating frequency up to 180MHz with 50pf load . Very low output pin to pin skew < 50ps . VCC = 1.65V to 3.6V . Propagation delay < 1.5ns max with 15pf load . Low input capacitance: 3pf typical . 1:4 fanout . Available in 8 pin SOIC package 	<p>Potato Semiconductor's PO74G38074A is designed for world top performance using submicron CMOS technology to achieve 900MHz TTL output frequency with less than 50ps output pin to pin skew.</p> <p>PO74G38074A is a 3.3V CMOS 1 input to 4 outputs Buffered driver to achieve 900MHz output frequency. Typical applications are clock and signal distribution.</p> <p>Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V system environment.</p>

Pin Configuration



Logic Block Diagram



Pin Description

Pin Name	Description
IN	Input
Ox	Outputs

900MHz TTL/CMOS Potato Chip

Maximum Ratings

Description	Max	Unit
Storage Temperature	-65 to 150	°C
Operation Temperature	-40 to 85	°C
Operation Voltage	-0.5 to +4.6	V
Input Voltage	-0.5 to +5.5	V
Output Voltage	-0.5 to Vcc+0.5	V

Note:

stresses greater than listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability specification is not implied.

DC Electrical Characteristics

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
VOH	Output High voltage	Vcc=3V Vin=VIH or VIL, IOH= -12mA	2.4	3	-	V
VOL	Output Low voltage	Vcc=3V Vin=VIH or VIL, IOH=12mA	-	0.3	0.5	V
VIH	Input High voltage	Guaranteed Logic HIGH Level (Input Pin)	2	-	Vcc	V
VIL	Input Low voltage	Guaranteed Logic LOW Level (Input Pin)	-0.5	-	0.8	V
I_{IH}	Input High current	Vcc = 3.6V and Vin = 5.5V	-	-	1	uA
I_{IL}	Input Low current	Vcc = 3.6V and Vin = 0V	-	-	-1	uA
V_{IK}	Clamp diode voltage	Vcc = Min. And IIN = -18mA	-	-0.7	-1.2	V

Notes:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 3.3V, 25 °C ambient.
3. This parameter is guaranteed but not tested.
4. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
5. VoH = Vcc – 0.6V at rated current

900MHz TTL/CMOS Potato Chip

Power Supply Characteristics

Symbol	Description	Test Conditions (1)	Min	Typ	Max	Unit
Iccq	Quiescent Power Supply Current	Vcc=Max, Vin=Vcc or GND	-	0.1	30	uA

Notes:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 3.3V, 25°C ambient.
3. This parameter is guaranteed but not tested.
4. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

Capacitance

Parameters (1)	Description	Test Conditions	Typ	Max	Unit
Cin	Input Capacitance	Vin = 0V	3	4	pF
Cout	Output Capacitance	Vout = 0V	-	6	pF

Notes:

- 1 This parameter is determined by device characterization but not production tested.

Switching Characteristics

Symbol	Description	Test Conditions (1)	Max	Unit
tPLH	Propagation Delay A to Bn	CL = 15pF	1.5	ns
tPHL	Propagation Delay A to Bn	CL = 15pF	1.5	ns
tr/tf	Rise/Fall Time	0.8V – 2.0V	0.8	ns


tsk(o)	Output Pin to Pin Skew (Same Package)	CL = 15pF, 125MHz	50	ps
tsk(pp)	Output Skew (Different Package)	CL = 15pF, 125MHz	0.3	ns
fmax	Input Frequency	CL = 50pF	180	MHz
fmax	Input Frequency	CL = 15pF	350	MHz
fmax	Input Frequency	CL = 5pF	700	MHz
fmax	Input Frequency	CL = 2pF	900	MHz

Notes:


1. See test circuits and waveforms.
2. tPLH, tPHL, tsk(p), and tsk(o) are production tested. All other parameters guaranteed but not production tested.
3. Airflow of 1m/s is recommended for frequencies above 133MHz

900MHz TTL/CMOS Potato Chip

Test Waveforms




Test Circuit



900MHz TTL/CMOS Potato Chip

Packaging Mechanical Drawing: 8 pin SOIC



Ordering Information

Ordering Code	Package			Top-Marking	T _A
PO74G38074ASU	8-pin SOIC	Tube	Pb-free & Green	PO74G38074AS	-40°C to 85°C
PO74G38074ASR	8-pin SOIC	Tape and reel	Pb-free & Green	PO74G38074AS	-40°C to 85°C