

Document Title

256K x16 bit Super Low Power and Low Voltage Full CMOS Static RAM

Revision History

Revision No.	History	Draft Date	Remark
0.0	Initial Draft	August 5 , 2002	
0.1	2' nd Draft Changed lcc, lcc1 value & 55ns product tDW value	November 11 , 2002	
0.2	3' rd Draft $t_{LZ1}$ , $t_{LZ2}$ value is changed from 5ns to 10ns $t_{BW}$ value is changed from 60ns to 55ns ( 70ns product ) $t_{WP}$ value is changed from 55ns to 50ns ( 70ns product ) $t_{WP}$ value is changed from 45ns to 40ns ( 55ns product )  VDR & IDR measurement condition change  Changed $I_{SB1}$ test conditions	March 13 , 2003	
0.3	4' th Draft Add Pb-free part number	February 13 , 2004	

**Emerging Memory & Logic Solutions Inc.**IT Venture Tower Eastside 11F, 78, Karac-Dong, Songpa-Ku, Seoul, Rep.of Korea Zip Code : 138-160  
Tel : +82-2-2142-1759~1766 Fax : +82-2-2142-1769 / Homepage : www.emlsi.com

---

The attached datasheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will answer to your questions about device. If you have any questions, please contact the EMLSI office.

## FEATURES

- Process Technology : 0.18 $\mu$ m Full CMOS
- Organization : 256K x 16 bit
- Power Supply Voltage : 2.7V ~ 3.3V
- Low Data Retention Voltage : 1.5V(Min.)
- Three state output and TTL Compatible
- Package Type : 48-FPBGA 6.0x7.0

## GENERAL DESCRIPTION

The EM640FU16E families are fabricated by EMLSI' s advanced full CMOS process technology. The families support industrial temperature range and Chip Scale Package for user flexibility of system design. The families also supports low data retention voltage for battery back-up operation with low data retention current.

## PRODUCT FAMILY

Product Family	Operating Temperature	Vcc Range	Speed	Power Dissipation		PKG Type
				Standby ( $I_{SB1}$ , Typ.)	Operating ( $I_{CC1}$ -Max.)	
EM640FU16E	Industrial (-40 ~ 85°C)	2.7V~3.3V	55 <sup>1</sup> /70ns	1 $\mu$ A	2 mA	48-FPBGA

1. The parameter is measured with 30pF test load.


## PIN DESCRIPTION

	1	2	3	4	5	6
A	$\overline{LB}$	$\overline{OE}$	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	CS <sub>2</sub>
B	I/O <sub>9</sub>	$\overline{UB}$	A <sub>3</sub>	A <sub>4</sub>	$\overline{CS_1}$	I/O <sub>1</sub>
C	I/O <sub>10</sub>	I/O <sub>11</sub>	A <sub>5</sub>	A <sub>6</sub>	I/O <sub>2</sub>	I/O <sub>3</sub>
D	V <sub>SS</sub>	I/O <sub>12</sub>	A <sub>17</sub>	A <sub>7</sub>	I/O <sub>4</sub>	V <sub>CC</sub>
E	V <sub>CC</sub>	I/O <sub>13</sub>	DNU	A <sub>16</sub>	I/O <sub>5</sub>	V <sub>SS</sub>
F	I/O <sub>15</sub>	I/O <sub>14</sub>	A <sub>14</sub>	A <sub>15</sub>	I/O <sub>6</sub>	I/O <sub>7</sub>
G	I/O <sub>16</sub>	DNU	A <sub>12</sub>	A <sub>13</sub>	$\overline{WE}$	I/O <sub>8</sub>
H	DNU	A <sub>8</sub>	A <sub>9</sub>	A <sub>10</sub>	A <sub>11</sub>	DNU

48-FPBGA : Top view (ball down)

Name	Function	Name	Function
$\overline{CS_1}, CS_2$	Chip select inputs	Vcc	Power Supply
$\overline{OE}$	Output Enable input	Vss	Ground
$\overline{WE}$	Write Enable input	$\overline{UB}$	Upper Byte (I/O <sub>9-16</sub> )
A <sub>0</sub> ~A <sub>17</sub>	Address Inputs	$\overline{LB}$	Lower Byte (I/O <sub>1-8</sub> )
I/O <sub>1</sub> ~I/O <sub>16</sub>	Data Inputs/outputs	DNU	Do Not Use

## FUNCTIONAL BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATINGS \***

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to Vss	$V_{IN}, V_{OUT}$	-0.2 to $V_{CC}+0.3$ (Max. 4.0V)	V
Voltage on Vcc supply relative to Vss	$V_{CC}$	-0.2 to 4.0V	V
Power Dissipation	$P_D$	1.0	W
Operating Temperature	$T_A$	-40 to 85	°C

\* Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**FUNCTIONAL DESCRIPTION**

$\overline{CS}_1$	$CS_2$	$\overline{OE}$	$\overline{WE}$	$\overline{LB}$	$\overline{UB}$	I/O <sub>1-8</sub>	I/O <sub>9-16</sub>	Mode	Power
H	X	X	X	X	X	High-Z	High-Z	Deselected	Stand by
X	L	X	X	X	X	High-Z	High-Z	Deselected	Stand by
X	X	X	X	H	H	High-Z	High-Z	Deselected	Stand by
L	H	H	H	L	X	High-Z	High-Z	Output Disabled	Active
L	H	H	H	X	L	High-Z	High-Z	Output Disabled	Active
L	H	L	H	L	H	Data Out	High-Z	Lower Byte Read	Active
L	H	L	H	H	L	High-Z	Data Out	Upper Byte Read	Active
L	H	L	H	L	L	Data Out	Data Out	Word Read	Active
L	H	X	L	L	H	Data In	High-Z	Lower Byte Write	Active
L	H	X	L	H	L	High-Z	Data In	Upper Byte Write	Active
L	H	X	L	L	L	Data In	Data In	Word Write	Active

Note: X means don't care. (Must be low or high state)

**RECOMMENDED DC OPERATING CONDITIONS** <sup>1)</sup>

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	2.7	3.0	3.3	V
Ground	$V_{SS}$	0	0	0	V
Input high voltage	$V_{IH}$	2.2	-	$V_{CC} + 0.2^{2)}$	V
Input low voltage	$V_{IL}$	$-0.2^{3)}$	-	0.6	V

1.  $T_A = -40$  to  $85^\circ\text{C}$ , otherwise specified
2. Overshoot:  $V_{CC} + 2.0$  V in case of pulse width  $\leq 20$ ns
3. Undershoot:  $-2.0$  V in case of pulse width  $\leq 20$ ns
4. Overshoot and undershoot are sampled, not 100% tested.

**CAPACITANCE** <sup>1)</sup> ( $f = 1\text{MHz}$ ,  $T_A = 25^\circ\text{C}$ )

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	$C_{IN}$	$V_{IN} = 0\text{V}$	-	8	pF
Input/Output capacitance	$C_{IO}$	$V_{IO} = 0\text{V}$	-	10	pF

1. Capacitance is sampled, not 100% tested

**DC AND OPERATING CHARACTERISTICS**

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input leakage current	$I_{LI}$	$V_{IN} = V_{SS}$ to $V_{CC}$	-1	-	1	$\mu\text{A}$
Output leakage current	$I_{LO}$	$\overline{CS}_1 = V_{IH}$ or $CS_2 = V_{IL}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ or $\overline{LB} = \overline{UB} = V_{IH}$ $V_{IO} = V_{SS}$ to $V_{CC}$	-1	-	1	$\mu\text{A}$
Operating power supply	$I_{CC}$	$I_{IO} = 0\text{mA}$ , $\overline{CS}_1 = V_{IL}$ , $CS_2 = \overline{WE} = V_{IH}$ , $V_{IN} = V_{IH}$ or $V_{IL}$	-	-	2	mA
Average operating current	$I_{CC1}$	Cycle time = $1\mu\text{s}$ , 100% duty, $I_{IO} = 0\text{mA}$ , $\overline{CS}_1 \leq 0.2\text{V}$ , $\overline{LB} \leq 0.2\text{V}$ or/and $\overline{UB} \leq 0.2\text{V}$ , $CS_2 \geq V_{CC} - 0.2\text{V}$ , $V_{IN} \leq 0.2\text{V}$ or $V_{IN} \geq V_{CC} - 0.2\text{V}$	-	-	2	mA
	$I_{CC2}$	Cycle time = Min, $I_{IO} = 0\text{mA}$ , 100% duty, $\overline{CS}_1 = V_{IL}$ , $CS_2 = V_{IH}$ , $\overline{LB} = V_{IL}$ or/and $\overline{UB} = V_{IL}$ , $V_{IN} = V_{IL}$ or $V_{IH}$	55ns 70ns	- -	25 20	mA
Output low voltage	$V_{OL}$	$I_{OL} = 2.1\text{mA}$	-	-	0.4	V
Output high voltage	$V_{OH}$	$I_{OH} = -1.0\text{mA}$	2.2	-	-	V
Standby Current (TTL)	$I_{SB}$	$\overline{CS}_1 = V_{IH}$ , $CS_2 = V_{IL}$ , Other inputs = $V_{IH}$ or $V_{IL}$	-	-	0.3	mA
Standby Current (CMOS)	$I_{SB1}$	$\overline{CS}_1 \geq V_{CC} - 0.2\text{V}$ , $CS_2 \geq V_{CC} - 0.2\text{V}$ ( $\overline{CS}_1$ controlled) or $0\text{V} \leq CS_2 \leq 0.2\text{V}$ ( $CS_2$ controlled), Other inputs = $0 - V_{CC}$ (Typ. condition : $V_{CC} = 3.0\text{V}$ @ $25^\circ\text{C}$ ) (Max. condition : $V_{CC} = 3.3\text{V}$ @ $85^\circ\text{C}$ )	LL LF	-	1	5 $\mu\text{A}$

**AC OPERATING CONDITIONS**
**Test Conditions** (Test Load and Test Input/Output Reference)

Input Pulse Level : 0.4 to 2.2V

Input Rise and Fall Time : 5ns


Input and Output reference Voltage : 1.5V

Output Load (See right) : CL = 100pF + 1 TTL

$$CL^{(1)} = 30\text{pF} + 1 \text{ TTL}$$

1. Including scope and Jig capacitance

 2.  $R_1=3070\Omega$ ,  $R_2=3150\Omega$ 

 3.  $V_{TM}=2.8\text{V}$ 

**READ CYCLE** ( $V_{CC} = 2.7$  to  $3.3\text{V}$ ,  $Gnd = 0\text{V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )


Parameter	Symbol	55ns		70ns		Unit
		Min	Max	Min	Max	
Read cycle time	$t_{RC}$	55	-	70	-	ns
Address access time	$t_{AA}$	-	55	-	70	ns
Chip select to output	$t_{co1}, t_{co2}$	-	55	-	70	ns
Output enable to valid output	$t_{OE}$	-	30	-	35	ns
$\overline{UB}, \overline{LB}$ access time	$t_{BA}$	-	55	-	70	ns
Chip select to low-Z output	$t_{LZ1}, t_{LZ2}$	10	-	10	-	ns
$\overline{UB}, \overline{LB}$ enable to low-Z output	$t_{BLZ}$	10	-	10	-	ns
Output enable to low-Z output	$t_{OLZ}$	5	-	5	-	ns
Chip disable to high-Z output	$t_{HZ1}, t_{HZ2}$	0	20	0	25	ns
$\overline{UB}, \overline{LB}$ disable to high-Z output	$t_{BHZ}$	0	20	0	25	ns
Output disable to high-Z output	$t_{OHZ}$	0	20	0	25	ns
Output hold from address change	$t_{OH}$	10	-	10	-	ns

**WRITE CYCLE** ( $V_{CC} = 2.7$  to  $3.3\text{V}$ ,  $Gnd = 0\text{V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )


Parameter	Symbol	55ns		70ns		Unit
		Min	Max	Min	Max	
Write cycle time	$t_{WC}$	55	-	70	-	ns
Chip select to end of write	$t_{CW1}, t_{CW2}$	45	-	60	-	ns
Address setup time	$t_{As}$	0	-	0	-	ns
Address valid to end of write	$t_{AW}$	45	-	60	-	ns
$\overline{UB}, \overline{LB}$ valid to end of write	$t_{BW}$	45	-	55	-	ns
Write pulse width	$t_{WP}$	40	-	50	-	ns
Write recovery time	$t_{WR}$	0	-	0	-	ns
Write to output high-Z	$t_{WHZ}$	0	20	0	25	ns
Data to write time overlap	$t_{DW}$	30	-	30	-	ns
Data hold from write time	$t_{DH}$	0	-	0	-	ns
End write to output low-Z	$t_{OW}$	5	-	5	-	ns

**TIMING DIAGRAMS**

**TIMING WAVEFORM OF READ CYCLE(1).** (Address Controlled,  $\overline{CS1}=\overline{OE}=V_{IL}$ ,  $CS2=\overline{WE}=V_{IH}$ ,  $\overline{UB}$  or/and  $\overline{LB}=V_{IL}$ )




**TIMING WAVEFORM OF READ CYCLE(2)** ( $\overline{WE} = V_{IH}$ )




**NOTES (READ CYCLE)**

- $t_{HZ}$  and  $t_{OHZ}$  are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- At any given temperature and voltage condition,  $t_{HZ}(\text{Max.})$  is less than  $t_{LZ}(\text{Min.})$  both for a given device and from device to device interconnection.


**TIMING WAVEFORM OF WRITE CYCLE(1) ( $\overline{WE}$  CONTROLLED)**



**TIMING WAVEFORM OF WRITE CYCLE(2) ( $\overline{CS1}$  CONTROLLED)**



**TIMING WAVEFORM OF WRITE CYCLE(3) ( $\overline{UB}$ ,  $\overline{LB}$  CONTROLLED)**



**NOTES (WRITE CYCLE)**

1. A write occurs during the overlap( $t_{WP}$ ) of low  $\overline{CS1}$  and low  $\overline{WE}$ . A write begins when  $\overline{CS1}$  goes low and  $\overline{WE}$  goes low with asserting  $\overline{UB}$  or  $\overline{LB}$  for single byte operation or simultaneously asserting  $\overline{UB}$  and  $\overline{LB}$  for double byte operation. A write ends at the earliest transition when  $\overline{CS1}$  goes high and  $\overline{WE}$  goes high. The  $t_{WP}$  is measured from the beginning of write to the end of write.
2.  $t_{CW}$  is measured from the  $\overline{CS1}$  going low to end of write.
3.  $t_{AS}$  is measured from the address valid to the beginning of write.
4.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends as  $\overline{CS1}$  or  $\overline{WE}$  going high.




**DATA RETENTION CHARACTERISTICS**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	I <sub>SB1</sub> Test Condition (Chip Disabled) <sup>1)</sup>	1.5	-	3.3	V
Data Retention Current	I <sub>DR</sub>	V <sub>CC</sub> =1.5V, I <sub>SB1</sub> Test Condition (Chip Disabled) <sup>1)</sup>	-	0.5	-	μA
Chip Deselect to Data Retention Time	t <sub>SDR</sub>	See data retention wave form	0	-	-	ns
Operation Recovery Time	t <sub>RDR</sub>		t <sub>RC</sub>	-	-	

**NOTES**

1. See the I<sub>SB1</sub> measurement condition of datasheet page 4.





**DATA RETENTION WAVE FORM**



Unit: millimeters

**PACKAGE DIMENSION**

48 Ball Fine Pitch BGA (0.75mm ball pitch)




	Min	Typ	Max
A	-	0.75	-
B	5.93	6.00	6.03
B1	-	3.75	-
C	6.93	7.00	7.03
C1	-	5.25	-
D	0.30	0.35	0.40
E	1.00	1.04	1.10
E1	-	0.79	-
E2	-	0.25	-
Y	-	-	0.08

**NOTES.**

1. Bump counts : 48(8row x 6column)
2. Bump pitch : (x,y)=(0.75x0.75) (typ.)
3. All tolerance are +/-0.050 unless otherwise specified.
4. Typ : Typical
5. Y is coplanarity : 0.08(Max)

**MEMORY FUNCTION GUIDE**



- 1. Memory Component
- 2. Device Type
  - 6 ----- Low Power SRAM
  - 7 ----- STRAM
- 3. Density
  - 1 ----- 1M
  - 2 ----- 2M
  - 4 ----- 4M
  - 8 ----- 8M
  - 16 ----- 16M
  - 32 ----- 32M
  - 64 ----- 64M
- 4. Option
  - 0 ----- Dual CS
  - 1 ----- Single CS
- 5. Technology
  - Blank ----- CMOS
  - F ----- Full CMOS
- 6. Operating Voltage
  - Blank ----- 5V
  - V ----- 3.3V
  - U ----- 3.0V
  - S ----- 2.5V
  - R ----- 2.0V
  - P ----- 1.8V
- 7. Organization
  - 8 ----- x8 bit
  - 16 ----- x16 bit
  - 32 ----- x32 bit

- 8. Version
  - Blank ----- Mother Die
  - A ----- First revision
  - B ----- Second revision
  - C ----- Third revision
  - D ----- Fourth revision
- 9. Package
  - Blank ----- Package
  - W ----- Wafer
- 10. Speed
  - 45 ----- 45ns
  - 55 ----- 55ns
  - 70 ----- 70ns
  - 85 ----- 85ns
  - 10 ----- 100ns
  - 12 ----- 120ns
- 11. Power
  - LL ----- Low Low Power
  - L ----- Low Power
  - S ----- Standard Power
  - LF ----- Low Low Power (Pb-free)