

Document Title

EM640FV16FW Series Low Power, 256Kx16 SRAM

256K x16 bit Low Power and Low Voltage Full CMOS Static RAM

Revision History

Revision No.	History	Draft Date	Remark
0.0	Initial Draft	August 13 , 2003	

w.DataSheet4U.com

Emerging Memory & Logic Solutions Inc.

4F Korea Construction Financial Cooperative B/D, 301-1 Yeon-Dong, Jeju-Si, Jeju-Do, Rep.of Korea Zip Code : 690-719 Tel : +82-64-740-1712 Fax : +82-64-740-1749~1750 / Homepage : www.emlsi.com

The attached data sheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will answer to your questions about device. If you have any questions, please contact the EMLSI office.



EM640FV16FW Series

Low Power, 256Kx16 SRAM

256K x16 Bit Low Power and Low Voltage CMOS Static RAM

FEATURES

- Process Technology : 0.18µm Full CMOS
- Organization :256K x16
- Power Supply Voltage
 - => EM640FV16FW : 2.7~3.6V
- Three state output and TTL Compatible
- Packaged product designed for 55/70ns

GENERAL PHYSICAL SPECIFICATIONS

- Backside die surface of polished bare silicon
- Typical Die Thickness = 725um
- Typical top-level metalization :
- => Metal (Ti/TiN/AI-Cu 0.5%) : 5.7K Angstroms thickness
- Topside Passivation :
- => 7K Angstroms PE-SiN
- Typical Pad Size : 90.0um x 80.0um
- Wafer diameter : 8 inch

OPTIONS

- C1/W1 : DC Probed Die/Wafer @ Hot Temp
- C2/W2 : DC/AC Probed Die/Wafer @ Hot Temp

PAD DESCRIPTIONS

Name	Function	Name	Function
$\overline{\text{CS1}}$, CS2	Chip select inputs	Vcc	Power Supply
ŌĒ	Output Enable input	Vss	Ground
WE	Write Enable input	UB	Upper Byte (I/O _{9~16})
A0~A17	Address Inputs	LB	Lower Byte (I/O _{1~8})
I/O1~I/O16	Data Inputs/Outpus	*NC	No Connection



EM640FV16FW Series Low Power, 256Kx16 SRAM

FUNCTIONAL SPECIFICATIONS

There are 3 classifications for EMLSI die and wafers products, which are C1 and C2 for die and W1 and W2 for wafer, respectively. Each die and wafer support dedicated charateristics and probe the eletrical parameters within their specifications. Followings are brief information for die and wafer classifications. Please refer to packaged specifications for more information but these parameters are not guaranteed at bare die and wafer.

- C1 LEVEL DIE OR W1 LEVEL WAFER

The DC parameters are measured by specification for C1 level die or W1 level wafer. The DC parameters measured at 70°C temperature, which called 'Hot DC Sorting' Other parameters are not guaranteed and warranted including device reliability. Please refer to qualification report for device reliability and package level datasheets for electrical parameters.

- C2 LEVEL DIE OR W2 LEVEL WAFER

The DC parameters and selected AC parameters are measured with for C2 level die or W2 level wafer. The DC characteristics of C2 die and W2 wafer is tested based on DC specifications of C1 level die and W1 level wafer. The DC and specified AC parameters are tested at 70°C temperature, which called 'Hot DC & Selective AC Sorting'. Other parameters are not guaranteed and warranted including device reliability. Please refer to qualification report for device reliability and package level datasheets for electrical parameters.

C2 level die and W2 level wafer probe following AC parameter.

- tRC, tAA, tCO


- tWC, tCW

PACKAGING

Individual device will be packed in anti-static trays.

- Chip Trays : A 2-inch square waffle style carrier for die with separate compartments for each die. Commonly referred to as a waffle pack, each tray has a cavity size selected for the device that allows for easy loading and unloading and prevents rotation. The tray itself is made of conductive material to reduce the danger of damage to the die from electrostatic discharge. The chip carriers will be labeled with the following information :
- EMLSI wafer lot number
- EMLSI part number
- Quantity

- Jar Packing : Jar packing is made by EMLSI and used by many customers that we deliver the requested die as wafer. The pack is consisted of clean paper to wrap the wafer, high cushioned sponge between wafers and hardly fragile plastic box with sponge. Each pack has typically 25 wafers and then several packs are put into larger box depending on amounts of wafers.



STORAGE AND HANDLING

EMLSI recommends the die stored in a controlled environment with filtered nitrogen. The carrier must be opened at ESD safe environment when inspection and assembly.



ABSOLUTE MAXIMUM RATINGS *

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-0.2 to Vcc+0.3(Max.4.0V)	V
Voltage on Vcc supply relative to Vss	V _{CC}	-0.2 to 4.0V	V
Power Dissipation	P _D	1.0	W
Operating Temperature	T _A	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	LB	UB	I/O ₁₋₈	I/O ₉₋₁₆	Mode	Power
Н	Х	Х	Х	Х	Х	High-Z	High-Z	Deselected	Stand by
Х	L	Х	Х	Х	Х	High-Z	High-Z	Deselected	Stand by
Х	Х	Х	Х	Н	Н	High-Z	High-Z	Deselected	Stand by
L	Н	Н	Н	L	Х	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	Х	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	Data Out	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Data Out	Upper Byte Read	Active
L	Н	L	Н	L	L	Data Out	Data Out	Word Read	Active
L	Н	Х	L	L	Н	Data In	High-Z	Lower Byte Write	Active
L	Н	Х	L	Н	L	High-Z	Data In	Upper Byte Write	Active
L	Н	Х	L	L	L	Data In	Data In	Word Write	Active

Note: X means don't care. (Must be low or high state)



Low Power, 256Kx16 SRAM

RECOMMENDED DC OPERATING CONDITIONS¹⁾

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	2.7	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.2	-	$V_{CC} + 0.2^{2)}$	V
Input low voltage	V _{IL}	-0.2 ³⁾	-	0.6	V

www.DataSheet4U.cor

1. TA= -40 to 85° C, otherwise specified 2. Overshoot: Vcc +2.0 V in case of pulse width \leq 20ns

3. Undershoot: -2.0 V in case of pulse width < 20ns

4. Overshoot and undershoot are sampled, not 100% tested.

$\textbf{CAPACITANCE}^{1)} \quad (f = 1 MHz, T_A = 25^{o}C)$

Item	Symbol	Test Condition	Min	Мах	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Ouput capacitance	C _{IO}	V _{IO} =0V	-	10	pF

1. Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
Input leakage current	Ι _{LI}	$V_{IN}=V_{SS}$ to V_{CC}		-1	-	1	uA
Output leakage current	I _{LO}	$\frac{\overline{CS}_{1}=V_{IH} \text{ or } CS_{2}=V_{IL} \text{ or } \overline{OE}=V_{IH} \text{ or } \overline{WE}=V_{IL} \text{ or } \overline{LB}=V_{ID}=V_{ID} \text{ or } \overline{VC}$	UB=V _{IH}	-1	-	1	uA
Operating power supply	I _{CC}	$I_{IO}=0mA, \overline{CS}_1=V_{IL}, CS_2=\overline{WE}=V_{IH}, V_{IN}=V_{IH} \text{ or } V_{IL}$		-	-	3	mA
Average operating current	I _{CC1}	$\label{eq:cycle time=1} \begin{array}{l} & \text{Cycle time=1} \mu \text{s}, \ 100\% \ \text{duty}, \ \text{I}_{\text{IO}} = 0\text{mA}, \\ \hline & \overline{\text{CS}}_{1} \leq 0.2\text{V}, \ \overline{\text{LB}} \leq 0.2\text{V} \ \text{or/and} \ \overline{\text{UB}} \leq 0.2\text{V}, \ \text{CS}_{2} \geq \text{V}_{\text{CC}} - 0.2\text{V}, \\ \hline & \text{V}_{\text{IN}} \leq 0.2\text{V} \ \text{or} \ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2\text{V} \end{array}$		-	-	3	mA
		Cycle time = Min, I_{IO} =0mA, 100% duty,	55ns	-	-	30	mA
	I _{CC2}	$ \frac{\overline{CS}_1 = V_{IL}, CS_2 = V_{IH}, \overline{LB} = V_{IL} \text{ or/and } \overline{UB} = V_{IL}, \\ V_{IN} = V_{IL} \text{ or } V_{IH} $		-	-	25	mA
Output low voltage	V _{OL}	I _{OL} = 2.1mA		-	-	0.4	V
Output high voltage	V _{OH}	I _{OH} = -1.0mA		2.4	-	-	V
Standby Current (TTL)	I _{SB}	$\overline{CS}_1 = V_{IH}, CS_2 = V_{IL}, Other inputs = V_{IH} or V_{IL}$		-	-	0.3	mA
Standby Current (CMOS)	I _{SB1}	$\label{eq:constraint} \begin{split} \overline{CS}_{1} \geq V_{CC} \text{-} 0.2 \text{V}, \ CS_{2} \geq V_{CC} \text{-} 0.2 \text{V} \ (\overline{CS}_{1} \text{ controlled}) \\ \text{or } 0 \text{V}_{\leq} \text{CS}_{2} \leq 0.2 \text{V} \ (\text{CS}_{2} \text{ controlled}), \\ \text{Other inputs} = 0 \text{-} \text{V}_{CC} \\ \text{(Typ. condition : } \text{V}_{CC} \text{=} 3.3 \text{V} \ @ 25^{\circ} \text{C}) \\ \text{(Max. condition : } \text{V}_{CC} \text{=} 3.6 \text{V} \ @ 85^{\circ} \text{C}) \end{split}$	LL	-	1 ¹⁾	12	uA

NOTES

1. Typical values are measured at Vcc=3.3V, T_A=25^{\circ}C and not 100% tested.



EM640FV16FW Series

Low Power, 256Kx16 SRAM


AC OPERATING CONDITIONS

Test Conditions (Test Load and Test Input/Output Reference)

Input Pulse Level : 0.4 to 2.2V Input Rise and Fall Time : 5ns Input and Output reference Voltage : 1.5V Output Load (See right) : CL = 100pF+1 TTL $CL^{1)} = 30pF + 1 TTL$

- 1. Including scope and Jig capacitance
- www.DataShe $2.4 R_1 \approx 3070$ ohm, $R_2 = 3150$ ohm

3. V_{TM}=2.8V



READ CYCLE (V_{cc} =2.7 to 3.6V, Gnd = 0V, $T_A = -40^{\circ}C$ to +85°C)

Devementer	Symbol	Symbol 55ns		7	Ons	Unit
Parameter	Symbol	Min	Max	Min	Max	Unit
Read cycle time	t _{RC}	55	-	70	-	ns
Address access time	t _{AA}	-	55	-	70	ns
Chip select to output	$\mathbf{t}_{\text{co1}}, \mathbf{t}_{\text{co2}}$	-	55	-	70	ns
Output enable to valid output	t _{OE}	-	30	-	35	ns
UB, LB acess time	t _{BA}		55		70	ns
Chip select to low-Z output	t _{LZ1} , t _{LZ2}	10	-	10	-	ns
UB, LB enable to low-Z output	t _{BLZ}	10	-	10	-	ns
Output enable to low-Z output	t _{OLZ}	5	-	5	-	ns
Chip disable to high-Z output	t _{HZ1} , t _{HZ2}	0	20	0	25	ns
UB, LB disable to high-Z output	t _{BHZ}	0	20	0	25	ns
Output disable to high-Z output	t _{OHZ}	0	20	0	25	ns
Output hold from address change	t _{OH}	10	-	10	-	ns


WRITE CYCLE (V_{cc} =2.7 to 3.6V, Gnd = 0V, T_A = -40°C to +85°C)

Deremeter	Symbol	55	öns	70ns		Unit	
Parameter	Symbol	Min	Max	Min	Max	Onic	
Write cycle time	t _{WC}	55	-	70	-	ns	
Chip select to end of write	t _{CW1} , t _{CW2}	45	-	60	-	ns	
Address setup time	t _{As}	0	-	0	-	ns	
Address valid to end of write	t _{AW}	45	-	60	-	ns	
UB, LB valid to end of write	t _{BW}	45	-	55	-	ns	
Write pulse width	t _{WP}	40	-	50	-	ns	
Write recovery time	t _{WR}	0	-	0	-	ns	
Write to ouput high-Z	t _{WHZ}	0	20	0	25	ns	
Data to write time overlap	t _{DW}	30		30		ns	
Data hold from write time	t _{DH}	0	-	0	-	ns	
End write to output low-Z	t _{OW}	5	-	5	-	ns	




TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1). (Address Controlled, CS1=OE=VIL, CS2=WE=VIH, UB or/and LB=VIL)



TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE} = V_{H}$)




NOTES (READ CYCLE)

- 1. t_{HZ} and t_{OHZ} are defined as the outputs achieve the open circuit conditions and are not referanced to output voltage levels.
- 2. At any given temperature and voltage condition, t_{HZ}(Max.) is less than t_{LZ}(Min.) both for a given device and from device to device interconnection.




Low Power, 256Kx16 SRAM

TIMING WAVEFORM OF WRITE CYCLE(1) (WE CONTROLLED)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 CONTROLLED)





TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB CONTROLLED)



NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(t_{WP}) of low \overline{CS}_1 and low \overline{WE} . A write begins when \overline{CS}_1 goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when \overline{CS}_1 goes high and \overline{WE} goes high. The t_{WP} is measured from the beginning of write to the end of write.
- 2. t_{CW} is measured from the \overline{CS}_1 going low to end of write.
- 3. t_{AS} is measured from the address valid to the beginning of write.
- 4. t_{WR} is measured from the end or write to the address change. t_{WR} applied in case a write ends as \overline{CS}_1 or \overline{WE} going high.



EM640FV16FW Series

Low Power, 256Kx16 SRAM


DATA RETENTION CHARACTERISTICS

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
V _{CC} for Data Retention	V _{DR}	I _{SB1} Test Condition (Chip Disabled) ¹⁾	1.5	-	3.6	V
Data Retention Current	I _{DR}	V _{CC} =1.5V, I _{SB1} Test Condition (Chip Disabled) ¹⁾	-	0.5	-	uA
Chip Deselect to Data Retention Time	t _{SDR}	See data retention wave form	0	-	-	20
Operation Recovery Time	t _{RDR}	See data retention wave form	t _{RC}	-	-	ns

NOTES

1. See the $I_{\mbox{\scriptsize SB1}}$ measurement condition of datasheet page 5.


DATA RETENTION WAVE FORM





Low Power, 256Kx16 SRAM

MEMORY FUNCTION GUIDE



- 1. Memory Component
- 2. Device Type
 - 6 ------ Low Power SRAM 7 ----- STRAM
- 3. Density

1	1M
2	2M
4	4M
8	8M
16	16M
32	32M
64	64M

- 4. Mode Option
 - 0 ----- Dual CS
 - 1 ----- Single CS
 - 2 ----- Multiplexed Address
 - 3 ----- Single CS with <u>LB,UB</u> (tBA=tOE)
 - 4 ------ Single CS with LB,UB (tBA=tCO)
 - 5 ----- Dual CS with <u>LB,UB</u> (tBA=tOE)
 - 6 ----- Dual CS with LB, UB (tBA=tCO)
- 5. Technology

Blank ----- CMOS

F ----- Full CMOS

6. Operating Voltage

Blank	5V
V	2.7V~3.6V
U	3.0V
S	2.5V
R	2.0V
Р	1.8V

7. Orginzation

8	 x8 b	oit
16	 x16	bit
32	 x32	bit

8. Version

В	lank	Mother Die
Α		First revision
В		Second revision

- C ----- Third revision
- D ----- Fourth revision
- E ----- Fifth revision
- F ----- Sixth revision
- 9. Package

B	ank FPBGA
S	32 sTSOP1
Т	32 TSOP1

- U ------ 44 TSOP1
- W ----- Wafer
- 10. Speed

45	45ns
55	55ns
70	70ns
85	85ns
10	100ns
12	120ns

11. Power

LL	Low	Low	Power
----	-----	-----	-------

- L ----- Low Power
- S ----- Standard Power