

Octal buffer/line driver with parity, inverting (3-State)

54F455

FEATURES

- High impedance NPN base inputs for reduced loading (20 μ A in High and Low states)
- 54F455 combines 54F240 and 54F280A functions in one package
- 54F455A is a center pin version of the 54F655A.
- 54F455 Inverting
- 3-State outputs sink 48mA and source 12mA
- 24-pin slim DIP (300 mil) package
- Inputs on one side and outputs on the other side simplify PC board layout
- Center power and ground to reduce ground bounce and system noise

DESCRIPTION

The 54F455 is an octal buffers and line driver with parity generation/checking designed to be employed as memory address drivers, clock drivers and bus-oriented transmitters/receivers. This part includes parity generator/checker to improve PC board density.

ORDERING INFORMATION

DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*
24-Pin Ceramic DIP	54F455/BLA	GDIP3-T24
24-Pin Ceramic Flat Pack	54F455/BKA	GDFP2-F24


* MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
I_n	Data inputs	1.0/0.033	20 μ A/20 μ A
PI	Parity input	1.0/0.033	20 μ A/20 μ A
$\overline{OE}_1, \overline{OE}_2$	3-State output enable inputs (active Low)	1.0/0.033	20 μ A/20 μ A
$\overline{Y}_n$	Data outputs (54F455)	600/80	12mA/48mA
$\Sigma E, \Sigma O$	Parity outputs	600/80	12mA/48mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20 μ A in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL



7110826 0085677 835

May 14, 1987


885

853-1216 F08943

Octal buffer/line driver with parity, inverting (3-State)

54F455

LOGIC DIAGRAM FOR 54F455



7110826 0085678 771

May 14, 1987

886

Octal buffer/line driver with parity, inverting (3-State)

54F455

FUNCTION TABLES

INPUTS			DATA OUTPUTS
OE ₁	OE ₂	I _N	54F455
L	L	L	H
L	L	H	L
H	X	X	(Z)
X	H	X	(Z)

H = High voltage level

L = Low voltage level

X = Don't care

(Z) = High impedance level

INPUTS	PARITY OUTPUTS	
Number of inputs, High (P ₁ , I ₀ - I ₇)	ΣE	ΣO
Even - 0, 2, 4, 6, 8	H	L
Odd - 1, 3, 5, 7, 9	L	H
Any OE = High	Z	Z

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage range	-0.5 to +7.0	V
V _I	Input voltage range	-0.5 to +7.0	V
I _I	Input current range	-30 to +5	mA
V _O	Voltage applied to output in High output state range	-0.5 to +5.5	V
I _O	Current applied to output in Low output state	96	mA
T _{STG}	Storage temperature range	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH1}	High-level output current			-1	mA
I _{OH2}	High-level output current			-3	mA
I _{OH3}	High-level output current			-12	mA
I _{OL}	Low-level output current			48	mA
T _A	Operating free-air temperature range	-55		+125	°C

Octal buffer/line driver with parity, inverting (3-State)

54F455

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT
			Min	Typ ²	Max	
V _{OH}	High-level output voltage	V _{CC} = Min, V _{IL} = Max, V _{IH} = Min	I _{OH2} = -3mA	2.4		V
			I _{OH1} = -1mA	2.5		V
			I _{OH3} = -12mA	2.0		V
V _{OL}	Low-level output voltage	V _{CC} = Min, V _{IL} = Max, V _{IH} = Min, I _{OL} = 48mA		0.35	0.50	V
V _{IK}	Input clamp voltage	V _{CC} = Min, I _I = I _{IK}		-0.73	-1.2	V
I _I	Input current at maximum input voltage	V _{CC} = 0.0V, V _I = 7.0V			100	μA
I _{IH}	High-level input current	V _{CC} = Max, V _I = 2.7V			20	μA
I _{IL}	Low-level input current	V _{CC} = Max, V _I = 0.5V			-20	μA
I _{OZH}	Off-state current High-level voltage applied	V _{CC} = Max, V _{IH} = Min, V _O = 2.7V			50	μA
I _{OZL}	Off-state current Low-level voltage applied	V _{CC} = Max, V _{IH} = Min, V _O = 0.5V			-50	μA
I _{OS}	Short-circuit output current ³	V _{CC} = Max	-100		-225	mA
I _{CC}	Supply current (total)	I _{CCH}		50	80	mA
		I _{CCL}		78	110	mA
		I _{CCZ}		63	90	mA

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS						UNIT
			T _A = +25°C, V _{CC} = +5.0V C _L = 50pF R _L = 500Ω			T _A = -55°C to +125°C V _{CC} = +5.0V ± 10% C _L = 50pF, R _L = 500Ω			
			Min	Type	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation delay I _n to Y _n (54F455)	Waveform 1	2.0 1.0	4.5 2.0	6.5 4.0	2.0 1.0	8.0 5.5	ns ns	
t _{PLH} t _{PHL}	Propagation delay I _n to Σ _E , Σ _O	Waveform 2	5.5 5.5	10.0 11.0	13.0 14.5	5.5 5.5	15.0 18.0	ns ns	
t _{pZH} t _{pZL}	Enable time to High level Enable time to Low level	Waveform 2 Waveform 3	4.0 4.5	7.0 8.0	9.5 10.5	3.0 4.5	11.5 13.5	ns ns	
t _{PLH} t _{PHL}	Disable time from High level Disable time from Low level	Waveform 2 Waveform 3	1.5 2.0	4.0 5.0	6.5 7.5	1.5 2.0	8.0 9.0	ns ns	

NOTES:

- For conditions shown as Min or Max, use the appropriate value specified under the recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

7110826 0085680 32T ■




May 14, 1987

888


Octal buffer/line driver with parity, inverting (3-State)

54F455

AC WAVEFORMS

NOTE: For all waveforms, $V_M = 1.5V$


TEST CIRCUIT AND WAVEFORM



Test Circuit for 3-State Outputs

SWITCH POSITION

TEST	SWITCH
t_{PLZ} , t_{PZL}	closed
All other	open



INPUT PULSE CHARACTERISTICS

Family	Rep. Rate	Pulse Width	t_{TLH}	t_{THL}
54F	1MHz	500ns	$\leq 2.5ns$	$\leq 2.5ns$

DEFINITIONS:

R_L = Load Resistor; see AC Characteristics for value.
 C_L = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.
 R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.
 V_X = Unclocked pins must be held at: $\leq 0.8V$; $\geq 2.7V$ or open per Function Table.