


## CCD192

### 6000 Element

### Linear Image Sensor

#### FEATURES

- 6000 × 1 photosite array
- 10 $\mu$ m × 7 $\mu$ m photosites on 10 $\mu$ m pitch
- Anti-blooming and integration control
- Enhanced resolution in the red region
- Excellent low-light-level performance
- Low dark signal
- High-speed operation
- Dynamic range typical: 11000:1
- Over 2V peak-to-peak outputs
- Special selection available—consult factory
- AR coated window



#### GENERAL DESCRIPTION


The CCD192 is a 6000 element line image sensor designed for scanning applications which require very high resolution, high sensitivity and wide dynamic range. Incorporation of on-chip anti-blooming and integration controls allow the CCD192 to be extremely useful in industrial measurement and control environments or environments where lighting conditions are difficult to control.

The CCD192 is a third generation device having an overall improved performance compared with first and second generation devices, including excellent low light level performance. The photoelement size is 10 $\mu$ m (0.39 mils) × 7 $\mu$ m (0.28 mils) on 10 $\mu$ m (0.39 mils) centers. The device is manufactured using Loral Fairchild's advanced charge-coupled device n-channel Isoplanar buried-channel technology.

PIN NAME	DESCRIPTION
V <sub>SG (A,B)</sub>	Amp Signal Grounds
V <sub>OUTA</sub>	Output Amp—A Source
$\phi_{RA}$	Reset Gate—A
V <sub>RDA</sub>	Reset Drain—A
$\phi_{OG(A,B)}$	Output Clock Gates
V <sub>OGA</sub>	Output DC Gate—A
$\phi_X$ (AR,AL,BR,BL)	Transfer Clocks (A & B sides, left & right)*
$\phi_{2A}, \phi_{2B}$ $\phi_{1A}, \phi_{1B}$	Transport Clocks (A & B)
$\phi_{IC}$ (AR,AL,BR,BL)	Integration Control (A & B sides, left & right)*
$\phi_{PG}$ (AR,AL,BR,BL)	Photogates (A & B sides, left & right)*
TP1, TP2, TP3	Test Points
V <sub>SINK</sub>	Anti Blooming Sink
V <sub>OGB</sub>	Output DC Gate—B
V <sub>RDB</sub>	Reset Drain—B
$\phi_{RB}$	Reset Gate—B
V <sub>OUTB</sub>	Output Amp—B Source
V <sub>DD(A,B)</sub>	Output Amp Drains
V <sub>SS</sub>	Substrate

NOTE: Left & right pins must be connected together. Example:  $\phi_{PGAR}$  and  $\phi_{PGAL}$

#### PIN DIAGRAM



## FUNCTIONAL DESCRIPTION

The CCD192 consists of the following functional elements illustrated in the block diagram and circuit diagram.

**Photosites**—A row of 6000 image sensor elements separated by a diffused channel stop and covered by a silicon dioxide surface passivation layer. Image photons pass through the transparent silicon dioxide layer creating hole-electron pairs. The photon generated electrons are accumulated in the photosites. The amount of charge accumulated in each photosite is a linear function of the incident illumination intensity and the integration period. The output signal will vary in an analog manner from a thermally generated background level at zero illumination to a maximum at saturation under bright illumination.

**Two Transfer Gates**—Gate structures adjacent to the row of image sensor elements. The charge packets accumulated in the photosites are transferred in parallel via the transfer gates ( $\phi_X$ ) to the transport shift registers whenever the transfer gate voltages go high. Alternate charge packets are transferred to the A and B transport registers.

**Two Analog Transport Shift Registers**—The transport shift registers are used to move the light generated charge packets delivered by the transfer gates ( $\phi_{1A}$ ,  $\phi_{1B}$ ,  $\phi_{2A}$ ,  $\phi_{2B}$ ) serially to the charge detector/amplifier. The parallel layout of the last elements of the two transport registers provides for simultaneous delivery of charge packets at the output amplifiers.

**A Gated Charge Detector/Amplifier**—Charge packets are transported to a precharged capacitor whose potential changes linearly in response to the quantity of the signal charge delivered. This potential is applied to the input gate of the two-stage NMOS amplifiers producing a signal at the output "V<sub>OUT</sub>" pin. Before each charge packet is sensed, a reset clock ( $\phi_{RA}$ ,  $\phi_{RB}$ ) recharges the input node capacitor to a fixed voltage ( $V_{RDA}$ ,  $V_{RDB}$ ).

**Integration and Anti-Blooming Controls**—In many applications the dynamic range in parts of the image is larger than the dynamic range of the CCD, which may cause more electrons to be generated in the photosite area than can be stored in the CCD shift register. This is particularly common in industrial inspection and satellite applications. The excess electrons generated by bright illumination tend to "bloom" or "spill over" to neighboring pixels along the shift register, thus "smearing" the information. This smearing can be eliminated using two methods:

**Anti-Blooming Operation:**

A DC voltage applied to the integration control gate (approximately 1 to 3 volts) will cause excess charge generated in the photosites to be diverted to the anti-blooming sink ( $V_{SINK}$ ) instead of to the shift registers. This acts as a "clipping circuit" for the CCD output.

**Integration Control Operation:**

Variable integration times which are less than the CCD exposure time may be attained by supplying a clock to the integration control gate. Clocking  $\phi_{IC}$  reduces the integration time from  $t_{EXPOSURE}$  to  $t_{INT}$ . Greater than 10:1 reduction in average photosite signal can be achieved with integration control.

The integration-control and anti-blooming features can be implemented simultaneously. This is done by setting the  $\phi_{IC}$ , clock-low level to approximately 1 to 3 volts.

## DEFINITION OF TERMS

**Charge-Coupled Device**—A charge-coupled device is a semiconductor device in which finite isolated charge packets are transported from one position in the semiconductor to an adjacent position by sequential clocking of an array of gates. The charge packets are minority carriers with respect to the semiconductor substrate.

**Prescan Reference**—Video output level generated from shift register cells which provides a reference voltage equivalent to device operation in the dark. This permits use of external DC restoration circuitry.

**Dynamic Range**—The saturation exposure divided by the RMS temporal noise equivalent exposure. Dynamic range is sometimes defined in terms of peak-to-peak noise. To compare the two definitions a factor of four to six is generally appropriate in that peak-to-peak noise is approximately equal to four to six times RMS noise.

**RMS Noise Equivalent Exposure**—The exposure level that gives an output signal equal to the RMS noise level at the output in the dark.

**Saturation Exposure**—The minimum exposure level that will provide a saturation output signal. Exposure is equal to the light intensity times the photosite integration time.

**Charge Transfer Efficiency**—Percentage of valid charge information that is transferred between each successive stage of the transport registers.

**Responsivity**—The output signal voltage per unit exposure for a specified spectral type of radiation. Responsivity equals output voltage divided by exposure.

**Total Photoresponse Non-Uniformity**—The difference of the response levels of the most and the least sensitive element under uniform illumination. Measurements of PRNU excludes first and last elements.

**Dark Signal**—The output in the dark caused by thermally generated electrons that is a linear function of the integration time and is highly sensitive to temperature.


**Saturation Output Voltage**—The maximum useable signal output voltage. Charge transfer efficiency decreases sharply when the saturation output voltage is exceeded.

**Integration Time**—The time interval between the falling edge of the integration clock and the falling edge of the transfer clock. The integration time in which charge is accumulated in the photosites.


**Exposure Time**—The time interval between the falling edge of the two transfer pulses ( $\phi_X$ ) shown in the timing diagram. The exposure time is the time between transfers of signal charge from the photosites into the transport registers.

**Pixel**—A picture element (photosite).

CCD192 CIRCUIT DIAGRAM



CCD192 BLOCK DIAGRAM




(above which useful life may be impaired)

Storage Temperature	-25° C to +125° C
Operating Temperature	-25° C to +70° C
CCD 191: Pins 2, 36 (V <sub>SG</sub> )	0V
Pins 1, 21, 35 (V <sub>SSP</sub> )	-3.0V to 0V
Pins 4, 38 (V <sub>OUT</sub> )	See Caution Note
Pin 40 (V <sub>SSN</sub> )	0V to +5V
All other pins	-3.0V to +18V

**CAUTION NOTE:**

These devices have limited built-in gate protection. It is recommended that static discharge be controlled and minimized. Care must be taken to avoid shorting pins V<sub>OUTA+B</sub> to V<sub>SS</sub> or V<sub>DD</sub> during operation of the devices. Shorting these pins temporarily to V<sub>SS</sub> or V<sub>DD</sub> may destroy the output amplifiers.

**DC CHARACTERISTICS:** T<sub>p</sub> = 25° C (Note 1)

SYMBOL	CHARACTERISTIC	RANGE			UNIT	CONDITIONS
		MIN	TYP	MAX		
V <sub>DD</sub>	Output Amplifier Drain Supply Voltage	16.0	17.0	18.0	V	
V <sub>RD</sub> (A+B)	Output Reset Drain Supply Voltages	16.5	17.0	17.5	V	
V <sub>SINK</sub>	Anti-Blooming Sink Voltage	16.0	17.0	18.0	V	
V <sub>OG</sub> (A+B)	Output DC Gate Voltages	5.5	6.0	6.5	V	
TP <sub>1</sub> , TP <sub>2</sub>		0.0	0.0	0.5	V	
TP <sub>3</sub>		16.0	17.0	18.0	V	
V <sub>SG</sub>	Amplifier Signal Ground	0.0	0.0	0.5	V	
V <sub>SS</sub>	Substrate Bias	-2.0	-1.0	-0.0	V	Note 2
V <sub>SSN</sub>		0.0	V <sub>SG</sub>	5.0	V	Note 14
V <sub>SSP</sub>		-3.0	-1.0	0.0	V	
I <sub>DD</sub>	Output Amplifier Drain Supply Current	6.0	10.0	15.0	mA	

**CLOCK CHARACTERISTICS:** T<sub>p</sub> = 25° C

SYMBOL	CHARACTERISTIC	RANGE			UNIT	CONDITIONS
		MIN	TYP	MAX		
V <sub>φX</sub> HIGH	Transfer Clock HIGH	14.5	15.0	15.5	V	Note 3
V <sub>φ1</sub> HIGH (A+B)	Transport Clock HIGH	7.5	8.0	8.5	V	Note 3
V <sub>φ2</sub> HIGH (A+B)						
V <sub>φPG</sub> HIGH (A+B)	Photogate Clock HIGH	8.0	10.0	12.0	V	Note 3, 11
V <sub>φPG</sub> LOW (A+B)	Photogate Clock LOW	0.0	2.0	2.5	V	Note 3
V <sub>φOG</sub> HIGH (A+B)	Output Clock Gate HIGH	7.5	8.0	8.5	V	Note 3
V <sub>φR</sub> HIGH (A+B)	Reset Clock HIGH	14.5	15.0	15.5	V	Note 3
V <sub>φIC</sub> HIGH	Integration Control Clock HIGH	14.5	15.0	15.5	V	Note 3
V <sub>φIC</sub> LOW	Integration Control Clock LOW	0.0	0.3	0.7	V	Notes 2, 3, 13
V <sub>φX</sub> LOW	Transfer Clock LOW	0.0	0.3	0.7	V	Notes 2, 3
V <sub>φ1</sub> LOW (A+B)	Transport Clock LOW	0.0	0.3	0.7	V	Notes 2, 3
V <sub>φ2</sub> LOW (A+B)						
V <sub>φR</sub> LOW (A+B)	Reset Clock LOW	0.0	0.3	0.7	V	Notes 2, 3
V <sub>φOG</sub> LOW (A+B)	Output Clock Gate LOW	0.0	0.3	0.7	V	Notes 2, 3
f <sub>data</sub> max	Maximum Output Data Rate	2.0	5.0	10.0	MHz	

**AC CHARACTERISTICS:**  $T_p = 25^\circ\text{C}$  (Note 1),  $f_{\text{data}} = 2.0\text{ MHz}$ ,  $t_{\text{int}} = 1\text{ ms}$ , Light Source =  $2854^\circ\text{K}$  + 2.0mm thick Schott BG-38 and OCLI WBHM Filters (Note 4).

SYMBOL	CHARACTERISTIC	RANGE			UNIT	CONDITIONS
		MIN	TYP	MAX		
DR	Dynamic Range Relative to peak-to-peak noise Relative to rms noise		2000:1 11000:1			
NEE	RMS Noise Equivalent exposure		$3.0 \times 10^{-6}$		$\mu\text{J}/\text{cm}^2$	
CTE	Charge Transfer Efficiency	.99999	.99999			Note 6
$V_O$	Output DC Level	6.0	8.0	12.0	V	
Z	Output Impedance		1		k $\Omega$	
P	On-Chip Amplifier Power Dissipation		150	300	mW	
N	Peak-to-Peak Temporal Noise		1.0		mV	

**PERFORMANCE CHARACTERISTICS:**  $T_p = 25^\circ\text{C}$  (Note 1),  $f_{\text{data}} = 2.0\text{ MHz}$ ,  $t_{\text{int}} = 1\text{ ms}$ , Light Source =  $2854^\circ\text{K}$  + 2.0mm thick Schott BG-38 and OCLI WBHM Filters (Note 4).


SYMBOL	CHARACTERISTIC	RANGE			UNIT	CONDITIONS
		MIN	TYP	MAX		
PRNU*	Photoresponse Non-uniformity Peak-to-peak Peak-to-peak Positive or Impulses		90 55	240 110	mV mV	
M Video	Video Mismatch		75	225	mV	Note 7
M DC	DC Mismatch		0.5	2.0	V	Note 8
DS	Dark Signal DC Component Low Frequency Component		5 5	15 15	mV mV	Notes 9, 10
SPDSNU	Single Pixel DS Non-Uniformity		5	15	mV	Note 10
R	Responsivity	2.5	5.0	9.0	V/ $\mu\text{Jcm}^2$	
$V_{\text{SAT}}$	Saturation Output Voltage	1.5	2.5	4.5	V	

\* All PRNU measurements are taken at approximately 80% of  $V_{\text{SAT}}$  using an f/5.0 lens and exclude the outputs from the first and last elements of the array. The "f" number is defined as the distance from the lens to the array divided by the diameter of the lens aperture. As the "f" number increases, the resulting more highly collimated light causes the package window imperfections to dominate and increase PRNU. A lower "f" number results in less collimated light causing device photosite blemishes to dominate the PRNU. The above characteristics are based on a 1200mV output (approximately 80% of the minimum  $V_{\text{SAT}}$ ).

**NOTES:**


1.  $T_p$  is defined as the package temperature measured on a copper block in good thermal contact with the entire backside of the device.
2. Negative transients on any clock pin going below 0.0 volts may cause charge injection, which results in an increase in apparent DS. Adjusting  $V_{\text{SSN}}$  to a more negative voltage than the clock low voltages will reduce charge injection, if present.
3.  $C\phi_{XA} = C\phi_{XB} = C\phi_{ICA} = C\phi_{ICB} = 450\text{pF}$ ;  $C\phi_{1A} = C\phi_{1B} = C\phi_{2A} = C\phi_{2B} = 800\text{pF}$ ;  $C\phi_{RA} = C\phi_{RB} = C\phi_{OGA} = C\phi_{OGB} = 5\text{pF}$ .
4. OCLI WBHM = Optical Coating Laboratory, Inc. Wide Band Hot Mirror.
5. The minimum clock frequency is limited by increases in dark signal.
6. CTE is the measurement for a one-stage transfer.
7. Video mismatch is the difference in AC amplitudes between  $V_{\text{OUT A}}$  and  $V_{\text{OUT B}}$  under uniform illumination. It can be eliminated by attenuation/amplification of one of the video inputs.
8. DC mismatch is the difference in DC output level ( $V_O$ ) between  $V_{\text{OUT A}}$  and  $V_{\text{OUT B}}$ .
9. Dark signal component approximately doubles for every  $5^\circ$  to  $15^\circ$  increase in  $T_p$ .
10. Each SPDSNU is measured from the DS level adjacent to the base of the SPDSNU. The SPDSNU approximately doubles for every  $5^\circ$  to  $15^\circ$  increase in  $T_p$ .
11. The HIGH level of the Photogate Clock can actually be as high as 18V. However, increasing the high level of this clock may also increase the photosite dark signal.
12. Metal back plate electrically tied to  $V_{\text{SSN}}$ .
13. See "Anti-Blooming" and "Integration Control" under "Functional Description" for additional information; also see Application Note.
14.  $V_{\text{SSN}}$  is normally tied to  $V_{\text{GG}}$ .

## TIMING DIAGRAM




## NOTES:

- Timing requirements for  $\phi_1$  and  $\phi_2$ :
  - $50 \pm 10\%$  duty cycle,  $\sim 180^\circ$  out of phase (See 1b).
  - $\phi_{OG}$  and  $\phi_2$  clocks must cross at  $\geq 4V$  on the falling edge of  $\phi_2$ . (Both  $\phi_{OG}$  and  $\phi_2$  must not be  $< 4V$  simultaneously.)
  - $20ns \leq (t_{rise} = t_{fall}) \leq 100ns$
- Timing requirements for  $\phi_{RA}$  and  $\phi_{RB}$ :
  - $20ns \leq (t_{rise} = t_{fall}) \leq (0.3 \cdot t_{\phi_R})$
  - $30ns < (t_{\phi_{RA}} = t_{\phi_{RB}}) < t_{\phi_2}$
  - $t_{fall}$  time of  $\phi_{RA}$  must not overlap  $t_{fall}$  of  $\phi_{OGA}$
  - $t_{fall}$  time of  $\phi_{RB}$  must not overlap  $t_{fall}$  of  $\phi_{OGB}$
- Integration Control Clock ( $\phi_{IC}$ ) has been omitted from these timing diagrams for clarity. See "Integration Control Timing" diagram.
- Timing requirements for  $\phi_X$ :
  - $t_{\phi_X} \geq 10\mu s$
  - $t_{rise}$  and  $t_{fall}$  times of  $\phi_X$  must not overlap  $t_{rise}$  or  $t_{fall}$  times of  $\phi_1$  or  $\phi_2$ .









## INTEGRATION CONTROL TIMING DIAGRAM




## NOTES:

- $t_1 > (t_{fall} \text{ of } \phi_X)$ .
- All charge generated in photosites during  $t_{IC}$  is dumped in  $V_{SINK}$ .
- All charge generated in photosites  $< Q_{SAT}$  during  $t_{INT}$  is transferred into the shift registers during  $\phi_X$  clock-high period. Photosite charge  $> Q_{SAT}$  (shift reg.) generated during  $t_{INT}$  goes into  $V_{SINK}$  if anti-blooming voltage is optimized.
- $\phi_{IC}$  clock-low = 1 to 3 volts will give best anti-blooming operation.
- $\phi_{IC}$   $t_{rise}$  &  $t_{fall} > 4\mu s$  to minimize clock coupling of  $\phi_{IC}$  into  $V_{OUT}$ .
- To eliminate integration control, but retain anti-blooming  $\phi_{IC} \approx +2VDC$ .
- To eliminate both integration control and anti-blooming,  $\phi_{IC} = 0VDC$  or  $V_{SS}(-1V)$ .
- To use integration control without anti-blooming, use  $\phi_{IC}$  clock-low = 0.0 to 0.7 volts and  $\phi_{IC}$  clock-high = same range as  $\phi_X$  clock-high voltage.
- See Application Note "Inverted Photogate" for best low-light charge transfer


TYPICAL PERFORMANCE CURVES




### PHOTOELEMENT DIMENSIONS



### TEST LOAD CONFIGURATION



### PACKAGE OUTLINE



### DEVICE CARE AND OPERATION

Glass may be cleaned by saturating a cotton swab in alcohol and lightly wiping the surface. Rinse off the alcohol with de-ionized water. Allow the glass to dry preferably by blowing with filtered dry N<sub>2</sub> or air.

It is important to note in design and applications considerations that the devices are very sensitive to thermal conditions. The dark signal DC and low frequency components approximately double for every 5° C temperature increase and single-pixel dark signal non-uniformities approximately double for every 12° C temperature increase. The devices may be cooled to achieve very long integration times and very low light level capability.

### ORDER INFORMATION

Order CCD192FDC where "F" stands for special flatness, "D" stands for ceramic package and "C" stands for commercial temperature range. Order CCD192DC for the standard package.

**LORAL**  
Fairchild Imaging Sensors

Loral Fairchild cannot assume responsibility for use of any circuitry described other than circuitry embodied in a Loral Fairchild product. No other circuit patent licenses are implied.

5579818 0001348 785