

The LC6554D/H are single-chip 4-bit microcomputers that contain a 4K-byte ROM, 1K-bit RAM, and have 64 pins. The LC6554D/H have 57 pins for ports — 28 pins for 7 input/output common ports, 21 pins for 6 output ports, and 8 pins for 2 input ports. The LC6554D/H have specific ports that are used to provide the interrupt function, 4-bit/8-bit serial input/output function and burst pulse output function. Each of the 28 pins for input/output common ports contains a driver with a withstand voltage of 15V max. and a drive current of 15mA max. and each of the 21 pins for output ports contains a high-voltage output driver of the P-channel open drain type. Since the high-voltage output driver can be used as general-purpose high-current driver as well as fluorescent tube driver, the LC6554D/H can be also widely used in applications where no fluorescent display is provided.

The LC6554D/H are the same as our LC6500 series in the basic architecture of the CPU and the instruction set, but are made more powerful in the stack level and also made easier-to-use in the standby function.

#### Features

- Instruction set with 80 instructions (Common to the LC6500 series)
- On-chip 4096-byte ROM, 1024-bit RAM
- Instruction cycle time: 2.77  $\mu$ s (D version,  $V_{DD} = 4$  to 5.5V)  
0.92  $\mu$ s (H version,  $V_{DD} = 4.5$  to 5.5V)
- Serial input/output interface x 1 (4 bit/8 bit program-selectable)
- I/O ports: 57 pins in all
  - Input ports 8 pins
  - Input/output common ports 28 pins: 15V max., 15 mA max., LED drivable, pull-up resistance option available
  - Output ports 21 pins:  $V_{DD}$ —45 V withstand voltage, FLT drivable, common with general-purpose output, pull-down resistance option available
- Output level during reset: For ports C, D, output (H or L) during reset may be specified portwise by option.
- Interrupt function
  - Timer interrupt: 1
  - INT pin or serial I/O interrupt: 1
- Stack level: 8 levels (Common with interrupt)
- Timer: 4-bit prescaler + 8-bit programmable timer
- Burst pulse (64 x cycle time, duty 50%) output function
- Oscillator option
  - Circuit mode: Ceramic resonator mode, RC mode, external clock mode (384 kHz to 4.33 MHz)
  - Predivider option: 1/1, 1/3, 1/4
- Standby function: Standby function provided by the HALT instruction. Provides the function to absorb the OSC stabilizing time in the ceramic resonator mode.
- Supply Voltage: 4 to 5.5 V (D version)  
4.5 to 5.5 V (H version)
- Package: DIP64 shrink type, FLP64
- Evaluation LSI: LC6595 (Evaluation chip)+ EVA-TB6520/22/54/43/46 (Target board),  
LC65PG54 (Piggyback)

The application circuit diagrams and circuit constants herein are included as an example and provide no guarantee for designing equipment to be mass-produced.  
The information herein is believed to be accurate and reliable. However, no responsibility is assumed by SANYO for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

Specifications and information herein are subject to change without notice.


**SANYO Electric Co., Ltd. Semiconductor Overseas Marketing Div.**  
15-13, 6 chome, Sotokanda, Chiyoda-ku, TOKYO 101 JAPAN

5136K1, TS III No. 2156-1/24

7997076 0017916 895

# LC6554D, 6554H



## Pin Assignment




- OSC1, OSC2 : C, R, or ceramic resonator oscillator for OSC
- PA0-3 : Port for input only A0-3
- PB0-3 : Port for input only B0-3
- PC0-3 : Input/output common port C0-3
- PD0-3 : Input/output common port D0-3
- PE0-3 : Input/output common port E0-3
- PF0-3 : Input/output common port F0-3
- PG0-3 : Input/output common port G0-3
- PI0-3 : Input/output common port I0-3
- PJ0-3 : Input/output common port J0-3
- PK0-3 : Port for output only K0-3
- PL0-3 : Port for output only L0-3
- PM0-3 : Port for output only M0-3
- PN0-3 : Port for output only N0-3
- PO0-3 : Port for output only O0-3
- PP0 : Port for output only P0
- SI : 4-bit/8-bit serial input port
- SO : 4-bit/8-bit serial output port
- SCK : Input/output for serial clock
- INT : Interrupt request input
- Vp : Vp pin
- RES : Reset
- TEST : Test

With high-voltage output driver

## Case Outline 3071-D64IC (unit: mm)




## Case Outline 3057-Q64AIC (unit: mm)



Note: When mounting the FLP version on the board, do not dip it in solder.

## System Block Diagram



|     |                             |         |                               |
|-----|-----------------------------|---------|-------------------------------|
| RAM | : Data memory               | STS     | : Status register             |
| F   | : Flag                      | ROM     | : Program memory              |
| WR  | : Working register          | PC      | : Program counter             |
| AC  | : Accumulator               | INT     | : Interrupt control           |
| ALU | : Arithmetic and logic unit | IR      | : Instruction register        |
| DP  | : Data pointer              | I. DEC  | : Instruction decoder         |
| E   | : E register                | CF, CSF | : Carry flag, carry save flag |
| CTL | : Control register          | ZF, ZSF | : Zero flag, zero save flag   |
| OSC | : Oscillator                | EXTF    | : External interrupt request  |
| TM  | : Timer                     | TMF     | : Internal interrupt request  |

(Note) SI, SO,  $\overline{SCK}$ ,  $\overline{INT}$ : Common to PF<sub>0</sub> to PF<sub>3</sub>

## Pin Description

| Pin Name                 | Pins   | I/O          | Functions                                                                                                                                                                                                                                                                                                                                        | Options                                                                                                                                                                                                                                                           | During Reset                                                                                         |
|--------------------------|--------|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------|
| VDD<br>VSS               | 1<br>1 | —            | Power supply                                                                                                                                                                                                                                                                                                                                     | —                                                                                                                                                                                                                                                                 | —                                                                                                    |
| OSC1                     | 1      | Input        | <ul style="list-style-type: none"> <li>Pin for externally connecting R,C or a ceramic resonator for system clock generation</li> </ul>                                                                                                                                                                                                           | (1) External clock input<br>(2) 2-pin RC OSC<br>(3) 2-pin ceramic resonator OSC                                                                                                                                                                                   | —                                                                                                    |
| OSC2                     | 1      | Output       | <ul style="list-style-type: none"> <li>For the external clock mode, the OSC2 pin is open.</li> </ul>                                                                                                                                                                                                                                             | (4) Predivider option<br>1. No predivider<br>2. 1/3 predivider<br>3. 1/4 predivider                                                                                                                                                                               |                                                                                                      |
| PA0<br>PA1<br>PA2<br>PA3 | 4      | Input        | <ul style="list-style-type: none"> <li>Input port A0 to 3 (Low-threshold input)</li> <li>4-bit input (IP instruction)</li> <li>Single-bit decision (BP, BNP instructions)</li> </ul>                                                                                                                                                             | —                                                                                                                                                                                                                                                                 | —                                                                                                    |
| PB0<br>PB1<br>PB2<br>PB3 | 4      | Input        | <ul style="list-style-type: none"> <li>Input port B0 to 3 (Low-threshold input)</li> <li>4-bit input (IP instruction)</li> <li>Single-bit decision (BP, BNP instructions)</li> <li>Standby is controlled by the PB3.</li> <li>The PB3 pin must be free from chattering during the HALT instruction execution cycle.</li> </ul>                   | —                                                                                                                                                                                                                                                                 | —                                                                                                    |
| PC0<br>PC1<br>PC2<br>PC3 | 4      | Input/output | <ul style="list-style-type: none"> <li>Input/output common port C0 to 3.</li> <li>4-bit input (IP instruction)</li> <li>4-bit output (OP instruction)</li> <li>Single-bit decision (BP, BNP instructions)</li> <li>Single-bit set/reset (SPB, RPB instructions)</li> <li>Output ("H" or "L") during reset may be specified by option.</li> </ul> | (1) Open drain type output<br>(2) With pull-up resistance<br>(3) Output during reset: "H"<br>(4) Output during reset: "L"<br><ul style="list-style-type: none"> <li>(1), (2): Specified bit by bit.</li> <li>(3), (4): Specified in a group of 4 bits.</li> </ul> | <ul style="list-style-type: none"> <li>"H" output</li> <li>"L" output (Option-selectable)</li> </ul> |
| PD0<br>PD1<br>PD2<br>PD3 | 4      | Input/output | <ul style="list-style-type: none"> <li>Input/output common port D0 to 3.</li> <li>The functions, options are the same as for the PC0 to 3.</li> </ul>                                                                                                                                                                                            | Same as for the PC0 to 3.                                                                                                                                                                                                                                         | Same as for the PC0 to 3.                                                                            |
| PE0<br>PE1<br>PE2<br>PE3 | 4      | Input/output | <ul style="list-style-type: none"> <li>Input/output common port E0 to 3</li> <li>4-bit input (IP instruction)</li> <li>4-bit output (OP instruction)</li> <li>Single-bit decision (BP, BNP instructions)</li> <li>Single-bit set/reset (SPB, RPB instructions)</li> <li>PE0: With burst pulse (64Tcyc) output function</li> </ul>                | (1) Open drain type output<br>(2) With pull-up resistance<br>(1), (2): Specified bit by bit.                                                                                                                                                                      | <ul style="list-style-type: none"> <li>"H" output (Output Nch transistor OFF)</li> </ul>             |

Continued on next page.

Continued from preceding page

| Pin Name                               | Pins | I/O          | Functions                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Options                                                                                                                                          | During Reset                                                                  |
|----------------------------------------|------|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------|
| PF0/SI<br>PF1/SO<br>PF2/SCK<br>PF3/INT | 4    | Input/output | <ul style="list-style-type: none"> <li>Input/output port F0 to 3<br/>The functions, options are the same as for the PE0 to 3. However, no burst pulse output function is provided.</li> <li>PF0 to 3: Also used for serial interface, INT input. Program-selectable.</li> <li>4-bits/8 bits of serial input/output: Program-selectable<br/>SI: Serial input port<br/>SO: Serial output port<br/>SCK: Serial clock input/output<br/>INT: Interrupt request input</li> </ul> | Same as for the PE0 to 3.                                                                                                                        | Same as for the PE0 to 3.<br>Serial port:<br>Disable<br>Interrupt source: INT |
| PG0<br>PG1<br>PG2<br>PG3               | 4    | Input/output | <ul style="list-style-type: none"> <li>Input/output common port G0 to 3.<br/>The functions, options are the same as for the PE0 to 3. However, no burst pulse output function is provided.</li> </ul>                                                                                                                                                                                                                                                                      | Same as for the PE0 to 3.                                                                                                                        | Same as for the PE0 to 3.                                                     |
| PI0<br>PI1<br>PI2<br>PI3               | 4    | Input/output | <ul style="list-style-type: none"> <li>Input/output common port I0 to 3<br/>The functions, options are the same as for the PG0 to 3.</li> </ul>                                                                                                                                                                                                                                                                                                                            | Same as for the PG0 to 3.                                                                                                                        | Same as for the PG0 to 3.                                                     |
| PJ0<br>PJ1<br>PJ2<br>PJ3               | 4    | Input/output | <ul style="list-style-type: none"> <li>Input/output common port J0 to 3<br/>The functions, options are the same as for the PG0 to 3.</li> </ul>                                                                                                                                                                                                                                                                                                                            | Same as for the PG0 to 3.                                                                                                                        | Same as for the PG0 to 3.                                                     |
| PK0<br>PK1<br>PK2<br>PK3               | 4    | Output       | <ul style="list-style-type: none"> <li>Output port K0 to 3 (Segment driver output)<br/>4-bit output (OP instruction)<br/>Single-bit decision (BP, BNP instructions)<br/>Single-bit set/reset (SPB, RPB instructions)</li> </ul>                                                                                                                                                                                                                                            | (1) Open drain type output<br>(2) With pull-down resistance<br><ul style="list-style-type: none"> <li>(1), (2): Specified bit by bit.</li> </ul> | "L" output<br>(Output Pch transistor OFF)                                     |
| PL0<br>PL1<br>PL2<br>PL3               | 4    | Output       | <ul style="list-style-type: none"> <li>Output port L0 to 3 (Segment driver output)<br/>The functions, options are the same as for the PK0 to 3.</li> </ul>                                                                                                                                                                                                                                                                                                                 | Same as for the PK0 to 3.                                                                                                                        | Same as for the PK0 to 3.                                                     |
| PM0<br>PM1<br>PM2<br>PM3               | 4    | Output       | <ul style="list-style-type: none"> <li>Output port M0 to 3 (Digit driver output)<br/>The functions, options are the same as for the PK0 to 3.</li> </ul>                                                                                                                                                                                                                                                                                                                   | Same as for the PK0 to 3.                                                                                                                        | Same as for the PK0 to 3.                                                     |
| PN0<br>PN1<br>PN2<br>PN3               | 4    | Output       | <ul style="list-style-type: none"> <li>Output port N0 to 3 (Digit driver output)<br/>The functions, options are the same as for the PK0 to 3.</li> </ul>                                                                                                                                                                                                                                                                                                                   | Same as for the PK0 to 3.                                                                                                                        | same as for the PK0 to 3.                                                     |

Continued on next page.




Continued from preceding page

| Pin Name                                                                 | Pins | I/O    | Functions                                                                                                                                                                                                                   | Options                               | During Reset                          |
|--------------------------------------------------------------------------|------|--------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------|---------------------------------------|
| PO <sub>0</sub><br>PO <sub>1</sub><br>PO <sub>2</sub><br>PO <sub>3</sub> | 4    | Output | <ul style="list-style-type: none"> <li>Output port O<sub>0</sub> to 3 (Digit driver output)</li> <li>The functions, options are the same as for the PK<sub>0</sub> to 3.</li> </ul>                                         | Same as for the PK <sub>0</sub> to 3. | Same as for the PK <sub>0</sub> to 3. |
| PP <sub>0</sub>                                                          | 1    | Output | <ul style="list-style-type: none"> <li>Output port P<sub>0</sub> (Digit driver output)</li> <li>The functions, options are the same as for the PK<sub>0</sub> to 3.</li> <li>This port consists of a single bit.</li> </ul> | Same as for the PK <sub>0</sub> to 3. | Same as for the PK <sub>0</sub> to 3. |
| RES                                                                      | 1    | Input  | <ul style="list-style-type: none"> <li>System reset input</li> <li>For power-up reset, C is connected externally.</li> <li>For reset restart, "L" level is applied for 4 clock cycles or more.</li> </ul>                   | —                                     | —                                     |
| TEST                                                                     | 1    | Input  | <ul style="list-style-type: none"> <li>LSI test pin</li> <li>Normally connected to V<sub>SS</sub></li> </ul>                                                                                                                | —                                     | —                                     |
| V <sub>p</sub>                                                           | 1    | —      | <ul style="list-style-type: none"> <li>Power supply pin for pull-down resistance</li> </ul>                                                                                                                                 | —                                     | —                                     |

## Oscillator Circuit Option

| Option Name              | Circuit | Conditions, etc.                                                       |
|--------------------------|---------|------------------------------------------------------------------------|
| 1. External Clock        |         | <ul style="list-style-type: none"> <li>Input: Schmitt type.</li> </ul> |
| 2. 2-pin RC OSC          |         | <ul style="list-style-type: none"> <li>Input: Schmitt type.</li> </ul> |
| 3. Ceramic Resonator OSC |         |                                                                        |

## Predivider Option

| Option Name       | Circuit                                                                           | Conditions, etc.                                                                                                                                                                                                                                                                                                     |
|-------------------|-----------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1. No predivider  |  | <ul style="list-style-type: none"> <li>• Applicable to all of 3 OSC options.</li> <li>• The OSC frequency, external clock do not exceed 1444 kHz. (LC6554D)</li> <li>• The OSC frequency, external clock do not exceed 4330 kHz. (LC6554H)</li> <li>• Refer to Table of OSC, Predivider Option (Table 2).</li> </ul> |
| 2. 1/3 predivider |  | <ul style="list-style-type: none"> <li>• Applicable to only 2 options of external clock, ceramic resonator OSC.</li> <li>• The OSC frequency, external clock do not exceed 4330 kHz.</li> <li>• Refer to Table of OSC, Predivider Option (Table 2).</li> </ul>                                                       |
| 3. 1/4 predivider |  | <ul style="list-style-type: none"> <li>• Applicable to only 2 options of external clock, ceramic resonator OSC.</li> <li>• The OSC frequency, external clock do not exceed 4330 kHz.</li> <li>• Refer to Table of OSC, Predivider Option (Table 2).</li> </ul>                                                       |

## Options of Ports C, D Output Level during Reset

For input/output common ports C, D, either of the following two output levels may be selected in a group of 4 bits during reset by option.

| Option Name                       | Conditions, etc.            |
|-----------------------------------|-----------------------------|
| 1. Output during reset: "H" level | All of 4 bits of ports C, D |
| 2. Output during reset: "L" level | All of 4 bits of ports C, D |

## Options of Port Output Configuration

For each input/output common port, either of the following two output configurations may be selected by option (bitwise).

| Option Name                         | Circuit | Applicable Ports          |
|-------------------------------------|---------|---------------------------|
| 1. Open drain type output           |         | Ports C, D, E, F, G, I, J |
|                                     |         | Ports K, L, M, N, O, P    |
| 2. Output with pull-up resistance   |         | Ports C, D, E, F, G, I, J |
| 3. Output with pull-down resistance |         | Ports K, L, M, N, O, P    |



**LC6554D****1. Absolute Maximum Ratings/Ta=25°C, V<sub>SS</sub>=0V**

|                             |                       |                               |                                             | unit |
|-----------------------------|-----------------------|-------------------------------|---------------------------------------------|------|
| Maximum Supply Voltage      | V <sub>DD</sub> max   | V <sub>DD</sub>               | -0.3 to +7.0                                | V    |
| Output Voltage              | V <sub>O</sub> (1)    | OSC2                          | Allowable up to voltage generated           | V    |
|                             | V <sub>O</sub> (2)    | Port K to P                   | V <sub>DD</sub> -45 to V <sub>DD</sub> +0.3 | V    |
| Input Voltage               | V <sub>I</sub> (1)    | OSC1 (Note 1)                 | -0.3 to V <sub>DD</sub> +0.3                | V    |
|                             | V <sub>I</sub> (2)    | TEST, $\overline{\text{RES}}$ | -0.3 to V <sub>DD</sub> +0.3                | V    |
|                             | V <sub>I</sub> (3)    | Port A, B                     | -0.3 to +15                                 | V    |
|                             | V <sub>I</sub> (4)    | V <sub>p</sub>                | V <sub>DD</sub> -45 to V <sub>DD</sub> +0.3 | V    |
| Input/Output Voltage        | V <sub>IO</sub> (1)   | Port of OD type (Port C to J) | -0.3 to +15                                 | V    |
|                             | V <sub>IO</sub> (2)   | Port of PU type (Port C to J) | -0.3 to V <sub>DD</sub> +0.3                | V    |
| Peak Output Current         | I <sub>OP</sub> (1)   | Port C to J                   | -2 to +15                                   | mA   |
|                             | I <sub>OP</sub> (2)   | Port K, L                     | -10 to 0                                    | mA   |
|                             | I <sub>OP</sub> (3)   | Port M to P                   | -15 to 0                                    | mA   |
| Average Output Current      | I <sub>OA</sub> (1)   | Port C to J                   | -2 to +15                                   | mA   |
|                             | I <sub>OA</sub> (2)   | Port K, L                     | -10 to 0                                    | mA   |
|                             | I <sub>OA</sub> (3)   | Port M to P                   | -15 to 0                                    | mA   |
|                             | ΣI <sub>OA</sub> (1)  | Port C, D, E                  | -30 to +50                                  | mA   |
|                             | ΣI <sub>OA</sub> (2)  | Port F to J                   | -30 to +50                                  | mA   |
|                             | ΣI <sub>OA</sub> (3)  | Port K, L, M                  | -50 to 0                                    | mA   |
|                             | ΣI <sub>OA</sub> (4)  | Port N, O, P                  | -50 to 0                                    | mA   |
| Allowable Power Dissipation | P <sub>d</sub> max(1) | Ta=-30 to +70°C (FLP)         | 430                                         | mW   |
|                             | P <sub>d</sub> max(2) | Ta=-30 to +70°C (DIP)         | 600                                         | mW   |
| Operating Temperature       | T <sub>opg</sub>      |                               | -30 to +70                                  | °C   |
| Storage Temperature         | T <sub>stg</sub>      |                               | -55 to +125                                 | °C   |

**2. Allowable Operating Conditions/Ta=-30 to +70°C, V<sub>SS</sub>=0V, V<sub>DD</sub>=4.0 to 5.5V**

|                          |                     |                             | min                  | typ | max             | unit |
|--------------------------|---------------------|-----------------------------|----------------------|-----|-----------------|------|
| Operating Supply Voltage | V <sub>DD</sub>     |                             | 4.0                  |     | 5.5             | V    |
| Standby Supply Voltage   | V <sub>st</sub>     | RAM, register hold (Note 3) | 1.8                  |     | 5.5             | V    |
| "H"-Level Input Voltage  | V <sub>IH</sub> (1) | Port A, B <sub>0</sub> to 2 | 1.9                  |     | +13.5           | V    |
|                          | V <sub>IH</sub> (2) | Output Nch Tr OFF           | 0.7V <sub>DD</sub>   |     | +13.5           | V    |
|                          | V <sub>IH</sub> (3) | Output Nch Tr OFF           | 0.7V <sub>DD</sub>   |     | V <sub>DD</sub> | V    |
|                          | V <sub>IH</sub> (4) | Output Nch Tr OFF           | 0.8V <sub>DD</sub>   |     | +13.5           | V    |
|                          | V <sub>IH</sub> (5) | Output Nch Tr OFF           | 0.8V <sub>DD</sub>   |     | V <sub>DD</sub> | V    |
|                          | V <sub>IH</sub> (6) |                             | 0.8V <sub>DD</sub>   |     | V <sub>DD</sub> | V    |
|                          | V <sub>IH</sub> (7) | External clock mode         | 0.8V <sub>DD</sub>   |     | V <sub>DD</sub> | V    |
|                          | V <sub>IH</sub> (8) | Fig. 8                      | V <sub>DD</sub> -0.5 |     | +13.5           | V    |
|                          | V <sub>IH</sub> (9) | Fig. 8                      | 0.5V <sub>DD</sub>   |     | +13.5           | V    |

Continued on next page.

# LC6554D, 6554H

Continued from preceding page.

## LC6554D

|                                                                                                               |                           |                                                                                              |                                                               | min                  | typ                 | max                 | unit |
|---------------------------------------------------------------------------------------------------------------|---------------------------|----------------------------------------------------------------------------------------------|---------------------------------------------------------------|----------------------|---------------------|---------------------|------|
| "L"-Level Input Voltage                                                                                       | V <sub>IL</sub> (1)       | Port A, B <sub>0</sub> to 2                                                                  | V <sub>SS</sub>                                               |                      | +0.5                | V                   |      |
|                                                                                                               | V <sub>IL</sub> (2)       | Port C to J                                                                                  | V <sub>SS</sub>                                               |                      | 0.3V <sub>DD</sub>  | V                   |      |
|                                                                                                               | V <sub>IL</sub> (3)       | INT, SCK, SI                                                                                 | V <sub>SS</sub>                                               |                      | 0.25V <sub>DD</sub> | V                   |      |
|                                                                                                               | V <sub>IL</sub> (4)       | TEST                                                                                         | V <sub>SS</sub>                                               |                      | 0.3V <sub>DD</sub>  | V                   |      |
|                                                                                                               | V <sub>IL</sub> (5)       | RES                                                                                          | V <sub>SS</sub>                                               |                      | 0.25V <sub>DD</sub> | V                   |      |
|                                                                                                               | V <sub>IL</sub> (6)       | External clock mode                                                                          | OSC1                                                          | V <sub>SS</sub>      |                     | 0.25V <sub>DD</sub> | V    |
|                                                                                                               | V <sub>IL</sub> (7)       | Fig. 8                                                                                       | Low V <sub>t</sub><br>input circuit<br>of Port B <sub>3</sub> | V <sub>SS</sub>      |                     | +0.9                | V    |
| See Table 2.                                                                                                  |                           |                                                                                              |                                                               |                      |                     |                     |      |
| Operating Frequency<br>(Cycle Time)                                                                           | f <sub>op</sub><br>(TCYC) |                                                                                              | 384<br>(10.4)                                                 |                      | 1444<br>(2.77)      | kHz<br>(μs)         |      |
| External Clock Conditions (When the external clock or 2-pin RC OSC option is selected)                        |                           |                                                                                              |                                                               |                      |                     |                     |      |
| Frequency                                                                                                     | f <sub>ext</sub>          | Fig. 1                                                                                       | OSC1                                                          | See Table 2.         |                     |                     |      |
| Pulse Width                                                                                                   | textH, textL              |                                                                                              | OSC1                                                          | 90                   |                     | ns                  |      |
| Rise/Fall Time                                                                                                | textR, textF              |                                                                                              | OSC1                                                          |                      | 30                  | ns                  |      |
| Oscillation Guaranteed Constants                                                                              |                           |                                                                                              |                                                               |                      |                     |                     |      |
| 2-Pin RC Oscillation                                                                                          | C <sub>ext</sub>          | Fig. 2                                                                                       | OSC1, OSC2                                                    |                      | 220±5%              | pF                  |      |
|                                                                                                               | R <sub>ext</sub>          | Fig. 2                                                                                       | OSC1, OSC2                                                    |                      | 6.8±1%              | kΩ                  |      |
| Ceramic Resonator Oscillation                                                                                 |                           | Fig. 3                                                                                       |                                                               | See Table 1.         |                     |                     |      |
| 3. Electrical Characteristics/T <sub>a</sub> =-30 to +70°C, V <sub>SS</sub> =0V, V <sub>DD</sub> =4.0 to 5.5V |                           |                                                                                              |                                                               |                      |                     |                     |      |
|                                                                                                               |                           |                                                                                              |                                                               | min                  | typ                 | max                 | unit |
| "H"-Level Input Current                                                                                       | I <sub>IH</sub> (1)       | Output Nch Tr OFF<br>(Including OFF leakage<br>current of Nch Tr)<br>V <sub>IN</sub> =+13.5V | Port of OD type<br>(Port C to J)<br>Port A, B                 |                      |                     | +5.0                | μA   |
|                                                                                                               | I <sub>IH</sub> (2)       | External clock mode,<br>V <sub>IN</sub> =V <sub>DD</sub>                                     | OSC1                                                          |                      |                     | +1.0                | μA   |
| "L"-Level Input Current                                                                                       | I <sub>IL</sub> (1)       | Output Nch Tr OFF<br>V <sub>IN</sub> =V <sub>SS</sub>                                        | Port of OD type<br>(Port C to J)<br>Port A, B                 | -1.0                 |                     |                     | μA   |
|                                                                                                               | I <sub>IL</sub> (2)       | Output Nch Tr OFF<br>V <sub>IN</sub> =V <sub>SS</sub>                                        | Port of PU type<br>(Port C to J)                              | -1.3                 | -0.35               |                     | mA   |
|                                                                                                               | I <sub>IL</sub> (3)       | V <sub>IN</sub> =V <sub>SS</sub>                                                             | RES                                                           | -45                  | -10                 |                     | μA   |
|                                                                                                               | I <sub>IL</sub> (4)       | External clock mode,<br>V <sub>IN</sub> =V <sub>SS</sub>                                     | OSC1                                                          | -1.0                 |                     |                     | μA   |
| "H"-Level Output Voltage                                                                                      | V <sub>OH</sub> (1)       | I <sub>OH</sub> =-50μA                                                                       | Port of<br>PU type<br>(Port C to J)                           | V <sub>DD</sub> -1.2 |                     |                     | V    |
|                                                                                                               | V <sub>OH</sub> (2)       | I <sub>OH</sub> =-3mA                                                                        | Port K, L                                                     | V <sub>DD</sub> -1.8 |                     |                     | V    |
|                                                                                                               | V <sub>OH</sub> (3)       | I <sub>OH</sub> =-10mA                                                                       | Port M to<br>P                                                | V <sub>DD</sub> -1.8 |                     |                     | V    |
| "L"-Level Output Voltage                                                                                      | V <sub>OL</sub> (1)       | I <sub>OL</sub> =10mA                                                                        | Port C to J                                                   |                      |                     | 1.5                 | V    |
|                                                                                                               | V <sub>OL</sub> (2)       | I <sub>OL</sub> =2mA, When I <sub>OL</sub> of<br>each port is 2mA or less                    | Port C to J                                                   |                      |                     | 0.5                 | V    |
|                                                                                                               | V <sub>OL</sub> (3)       | Output Pch Tr OFF<br>V <sub>p</sub> =-35V<br>Output open                                     | Port of PD type<br>(Port K to P)                              |                      |                     | -33                 | V    |
| Output OFF Leakage<br>Current                                                                                 | I <sub>OFF</sub> (1)      | Output Pch Tr OFF<br>V <sub>OUT</sub> =V <sub>DD</sub>                                       | Port of OD type<br>(Port K to P)                              |                      |                     | +30                 | μA   |
|                                                                                                               | I <sub>OFF</sub> (2)      | Output Pch Tr OFF<br>V <sub>OUT</sub> =V <sub>DD</sub> -40V                                  | Port of OD type<br>(Port K to P)                              | -30                  |                     |                     | μA   |
| Hysteresis Voltage                                                                                            | V <sub>HYS</sub>          |                                                                                              | RES, INT, SCK, SI,<br>OSC1 of Schmitt type<br>(Note 5)        | 0.1V <sub>DD</sub>   |                     |                     | V    |

Continued on next page.

Continued from preceding page.

**LC6554D**

|                                                     |                    |                                                                |                                  | min  | typ         | max  | unt |
|-----------------------------------------------------|--------------------|----------------------------------------------------------------|----------------------------------|------|-------------|------|-----|
| Current Dissipation                                 |                    |                                                                |                                  |      |             |      |     |
| Operation mode, Output Nch Tr, Pch Tr OFF, Port=VDD |                    |                                                                |                                  |      |             |      |     |
| 2-Pin RC Oscillation Mode                           | IDDOP(1)           | Fig. 2 fOSC=700kHz(TYP)                                        | VDD                              |      | 1.5         | 5    | mA  |
| Ceramic Resonator                                   | IDDOP(2)           | Fig. 3 4MHz, 1/3 predivider                                    | VDD                              |      | 5           | 10   | mA  |
| Oscillation Mode                                    | IDDOP(3)           | Fig. 3 4MHz, 1/4 predivider                                    | VDD                              |      | 5           | 10   | mA  |
|                                                     | IDDOP(4)           | Fig. 3 3MHz, 1/3 predivider                                    | VDD                              |      | 4           | 9    | mA  |
|                                                     | IDDOP(5)           | Fig. 3 3MHz, 1/4 predivider                                    | VDD                              |      | 4           | 9    | mA  |
|                                                     | IDDOP(6)           | Fig. 3 400kHz                                                  | VDD                              |      | 0.6         | 3    | mA  |
|                                                     | IDDOP(7)           | Fig. 3 800kHz                                                  | VDD                              |      | 1.2         | 4    | mA  |
| External Clock Mode                                 | IDDOP(8)           | 384kHz to 1444kHz,<br>1/1 predivider                           | VDD                              |      | 2           | 6    | mA  |
|                                                     |                    | 1152kHz to 4330kHz,<br>1/3 predivider                          | VDD                              |      | 5           | 10   | mA  |
|                                                     |                    | 1536kHz to 4330kHz,<br>1/4 predivider                          |                                  |      |             |      |     |
| Standby Mode                                        | IDDSt              | VDD=5.5V<br>Output Nch Tr OFF<br>Output Pch Tr OFF<br>Port=VDD | VDD                              |      | 0.05        | 10   | μA  |
| Oscillation Characteristics                         |                    |                                                                |                                  |      |             |      |     |
| Ceramic Resonator Oscillation                       |                    |                                                                |                                  |      |             |      |     |
| Oscillation Frequency                               | fCFOSC<br>(Note 4) | Fig. 3 fo=400kHz                                               | OSC1, OSC2                       | 392  | 400         | 408  | kHz |
|                                                     |                    | Fig. 3 fo=800kHz                                               | OSC1, OSC2                       | 784  | 800         | 816  | kHz |
|                                                     |                    | Fig. 3 fo=3MHz,<br>1/3 predivider                              | OSC1, OSC2                       | 2940 | 3000        | 3060 | kHz |
|                                                     |                    | 1/4 predivider                                                 |                                  |      |             |      |     |
|                                                     |                    | Fig. 3 fo=4MHz,<br>1/3 predivider                              | OSC1, OSC2                       | 3920 | 4000        | 4080 | kHz |
|                                                     |                    | 1/4 predivider                                                 |                                  |      |             |      |     |
| Oscillation Stabilizing<br>Period                   | tCFS               | Fig. 4 fo=400kHz, 800kHz,<br>3MHz, 4MHz                        |                                  |      |             | 10   | ms  |
| 2-Pin RC Oscillation                                |                    |                                                                |                                  |      |             |      |     |
| Oscillation Frequency                               | fMOSC              | Fig. 2 Cext=220pF ±5%<br>Rext=6.8kΩ ±1%                        | OSC1, OSC2                       | 486  | 700         | 1056 | kHz |
| Pull-up Resistance                                  |                    |                                                                |                                  |      |             |      |     |
| I/O Port Pull-up Resistance                         | Rpp                | VDD=5V                                                         | Port of PU type<br>(Port C to J) |      | 14          |      | kΩ  |
| Pull-down Resistance                                |                    |                                                                |                                  |      |             |      |     |
| Output Port Pull-down<br>Resistance                 | Rpd                | VDD=5V                                                         | Port of PD type<br>(Port K to P) | 50   |             | 200  | kΩ  |
| External Reset Characteristics                      |                    |                                                                |                                  |      |             |      |     |
| Reset Time                                          | TRST               |                                                                |                                  |      | See Fig. 5. |      |     |

Continued on next page.

Continued from preceding page.

**LC6554D**

| Pin Capacitance         | CP       | f=1MHz<br>Other than pins to be<br>tested, $V_{IN}=V_{SS}$                                                  |                  | min | typ<br>10                                   | max | unit<br>pF |
|-------------------------|----------|-------------------------------------------------------------------------------------------------------------|------------------|-----|---------------------------------------------|-----|------------|
| <b>Serial Clock</b>     |          |                                                                                                             |                  |     |                                             |     |            |
| Input Clock Cycle Time  | tCKCY(1) | Fig. 6                                                                                                      | $\overline{SCK}$ | 3.0 |                                             |     | $\mu s$    |
| Output Clock Cycle Time | tCKCY(2) | Fig. 6                                                                                                      | $\overline{SCK}$ |     | 64 x TCYC<br>(TCYC=4 x System clock period) |     | $\mu s$    |
| Input Clock             | tCKL(1)  | Fig. 6                                                                                                      | $\overline{SCK}$ | 1.0 |                                             |     | $\mu s$    |
| "L"-Level Pulse Width   |          |                                                                                                             |                  |     |                                             |     |            |
| Output Clock            | tCKL(2)  | Fig. 6                                                                                                      | $\overline{SCK}$ |     | 32 x TCYC                                   |     | $\mu s$    |
| "L"-Level Pulse Width   |          |                                                                                                             |                  |     |                                             |     |            |
| Input Clock             | tCKH(1)  | Fig. 6                                                                                                      | $\overline{SCK}$ | 1.0 |                                             |     | $\mu s$    |
| "H"-Level Pulse Width   |          |                                                                                                             |                  |     |                                             |     |            |
| Output Clock            | tCKH(2)  | Fig. 6                                                                                                      | $\overline{SCK}$ |     | 32 x TCYC                                   |     | $\mu s$    |
| "H"-Level Pulse Width   |          |                                                                                                             |                  |     |                                             |     |            |
| <b>Serial Input</b>     |          |                                                                                                             |                  |     |                                             |     |            |
| Data Setup Time         | tICK     | Specified for $\uparrow$ of $\overline{SCK}$ ,<br>Fig. 6                                                    | SI               | 0.5 |                                             |     | $\mu s$    |
| Data Hold Time          | tCKI     |                                                                                                             | SI               | 0.5 |                                             |     | $\mu s$    |
| <b>Serial Output</b>    |          |                                                                                                             |                  |     |                                             |     |            |
| Output Delay Time       | tCKO     | Specified for $\downarrow$ of $\overline{SCK}$ ,<br>Nch OD only: External<br>1kohm, external 50pF<br>Fig. 6 | SO               |     |                                             | 0.5 | $\mu s$    |
| <b>Pulse Output</b>     |          |                                                                                                             |                  |     |                                             |     |            |
| Period                  | tpCY     | Fig. 7                                                                                                      | PE0              |     | 64 x TCYC                                   |     | $\mu s$    |
| "H"-Level Pulse Width   | tpH      | TCYC=4 x System clock<br>period, Nch OD only:                                                               | PE0              |     | 32 x TCYC $\pm 10\%$                        |     | $\mu s$    |
| "L"-Level Pulse Width   | tpL      | External 1kohm, external<br>50pF                                                                            | PE0              |     | 32 x TCYC $\pm 10\%$                        |     | $\mu s$    |

Note 1: When oscillated internally under the oscillating conditions in Fig. 3, up to the oscillation amplitude generated is allowable.

Note 2: Average over the period of 10 msec.

Note 3: Operating supply voltage  $V_{DD}$  must be held until the standby mode is entered after the execution of the HALT instruction.

The PB3 pin must be free from chattering during the HALT instruction execution cycle.

Note 4: fCOSC represents an oscillatable frequency. There is a tolerance of approximately 1% between the center frequency at the ceramic mode and the nominal value presented by the ceramic resonator supplier. For details, refer to the specification for the ceramic resonator.

Note 5: The OSC1 becomes the Schmitt type when the OSC option is the 2-pin RC OSC or external clock OSC.

Note 6: When mounting the FLP version on the board, do not dip it in solder.




Fig. 1 External Clock Input Waveform




Fig. 2 2-Pin RC Oscillation Circuit




Fig. 3 Ceramic Resonator Oscillation Circuit




Fig. 4 Oscillation Stabilizing Period




Fig. 5 Reset Circuit

Note 7: When the rise time of the power supply is 0, the reset time becomes 10 ms to 100 ms at  $C_{RES}=0.1\mu F$ . If the rise time of the power supply is long, the value of  $C_{RES}$  must be increased so that the reset time becomes 10 ms or greater.

|                            |     |          |                             |     |           |
|----------------------------|-----|----------|-----------------------------|-----|-----------|
| 4MHz<br>CSA4.00MG (Murata) | C 1 | 33pF±10% | 800KHz<br>CSB800D (Murata)  | C 1 | 220pF±10% |
|                            | C 2 | 33pF±10% |                             | C 2 | 220pF±10% |
|                            | R   | 0Ω       |                             | R   | 0Ω        |
| 4MHz<br>KBR4.0MS (Kyocera) | C 1 | 33pF±10% | 800KHz<br>KBR800H (Kyocera) | C 1 | 220pF±10% |
|                            | C 2 | 33pF±10% |                             | C 2 | 220pF±10% |
|                            | R   | 0Ω       |                             | R   | 0Ω        |
| 3MHz<br>CSA3.00MG (Murata) | C 1 | 33pF±10% | 400KHz<br>CSB400P (Murata)  | C 1 | 330pF±10% |
|                            | C 2 | 33pF±10% |                             | C 2 | 330pF±10% |
|                            | R   | 0Ω       |                             | R   | 0Ω        |
| 3MHz<br>KBR3.0MS (Kyocera) | C 1 | 47pF±10% | 400KHz<br>KBR400B (Kyocera) | C 1 | 330pF±10% |
|                            | C 2 | 47pF±10% |                             | C 2 | 330pF±10% |
|                            | R   | 0Ω       |                             | R   | 0Ω        |

Table 1 Constants Guaranteed for Ceramic Resonator Oscillation




Fig. 6 Serial Input/Output Timing




Fig. 7 Pulse Output Timing at Port PE0

The load conditions are the same as in Fig. 6.




Fig. 8 Port PB3 High Vt/Low Vt Input Circuit

**Table 2 LC6554D**

Table of Oscillation, Predivider Option (All selectable combinations are shown. Do not use any other combinations than shown below.)  $V_{DD}=4$  to 5.5V

| Circuit Configuration                                          | Frequency                                                                                                                                                                                              | Predivider Option (Cycle Time)                                                         | Remarks                           |
|----------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------|-----------------------------------|
| Ceramic Resonator Option                                       | 400 kHz                                                                                                                                                                                                | 1/1 (10 $\mu$ s)                                                                       | Unusable with 1/3, 1/4 predivider |
|                                                                | 800 kHz                                                                                                                                                                                                | 1/1 (5 $\mu$ s)                                                                        | Unusable with 1/3, 1/4 predivider |
|                                                                | 3 MHz                                                                                                                                                                                                  | 1/3 (4 $\mu$ s)<br>1/4 (5.33 $\mu$ s)                                                  | Unusable with 1/1 predivider      |
|                                                                | 4 MHz                                                                                                                                                                                                  | 1/3 (3 $\mu$ s)<br>1/4 (4 $\mu$ s)                                                     | Unusable with 1/1 predivider      |
| External Clock Option or External Clock Drive by RC OSC Option | 384 to 1444 kHz<br>1152 to 4330 kHz<br>1536 to 4330 kHz                                                                                                                                                | 1/1 (10.4 to 2.77 $\mu$ s)<br>1/3 (10.4 to 2.77 $\mu$ s)<br>1/4 (10.4 to 3.70 $\mu$ s) |                                   |
| External Clock Drive by Ceramic Resonator OSC Option           | The external clock drive is impossible. When using the external clock drive, specify the external clock option or RC OSC option.                                                                       |                                                                                        |                                   |
| RC OSC Option                                                  | Used with 1/1 predivider, recommended constants.<br>If used with other than recommended constants, the predivider option, frequency, $V_{DD}$ range must be the same as for the external clock option. |                                                                                        |                                   |

#### RC Oscillation Characteristic of the LC6554D

Fig. 8 shows the RC oscillation characteristic of the LC6554D. For the variation range of RC OSC frequency of the LC6554D, the following are guaranteed at the external constants only shown below.


External constants  $C_{ext}=220$  pF,  $R_{ext}=6.8$  kohms

$486 \text{ kHz} \leq f_{MOSC} \leq 1056 \text{ kHz}$  ( $T_a=-30^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{DD}=4.0$  to 5.5 V)

If any other constants than specified above are used, the range of  $R_{ext} = 4$  kohms to 20 kohms,  $C_{ext} = 150$  pF to 390 pF must be observed. (See Fig. 8.)

Note 8: The oscillation frequency at  $V_{DD}=5.0$  V,  $T_a=25^\circ\text{C}$  must not exceed 700 kHz.

Note 9: The oscillation frequency at  $V_{DD}=4$  to 5.5 V,  $T_a=-30$  to  $+70^\circ\text{C}$  must be within the operation clock frequency range (384 kHz to 1444 kHz).



**Fig. 8 RC Oscillation Frequency Data (Typ.)**

**LC6554H****1. Absolute Maximum Ratings/ $T_a = -25^\circ\text{C}$ ,  $V_{SS} = 0\text{V}$** 

|                             |                      |                                          |                                   | unit             |
|-----------------------------|----------------------|------------------------------------------|-----------------------------------|------------------|
| Maximum Supply Voltage      | $V_{DD \text{ max}}$ | $V_{DD}$                                 | -0.3 to +7.0                      | V                |
| Output Voltage              | $V_{O(1)}$           | OSC2                                     | Allowable up to voltage generated | V                |
|                             | $V_{O(2)}$           | Port K to P                              | $V_{DD} - 45$ to $V_{DD} + 0.3$   | V                |
| Input Voltage               | $V_{I(1)}$           | OSC1 (Note 1)                            | -0.3 to $V_{DD} + 0.3$            | V                |
|                             | $V_{I(2)}$           | TEST, $\overline{\text{RES}}$            | -0.3 to $V_{DD} + 0.3$            | V                |
|                             | $V_{I(3)}$           | Port A, B                                | -0.3 to +15                       | V                |
|                             | $V_{I(4)}$           | $V_p$                                    | $V_{DD} - 45$ to $V_{DD} + 0.3$   | V                |
| Input/Output Voltage        | $V_{IO(1)}$          | Port of OD type (Port C to J)            | -0.3 to +15                       | V                |
|                             | $V_{IO(2)}$          | Port of PU type (Port C to J)            | -0.3 to $V_{DD} + 0.3$            | V                |
| Peak Output Current         | $I_{OP(1)}$          | Port C to J                              | -2 to +15                         | mA               |
|                             | $I_{OP(2)}$          | Port K, L                                | -10 to 0                          | mA               |
|                             | $I_{OP(3)}$          | Port M to P                              | -15 to 0                          | mA               |
| Average Output Current      | $I_{OA(1)}$          | Port C to J                              | -2 to +15                         | mA               |
|                             | $I_{OA(2)}$          | Port K, L                                | -10 to 0                          | mA               |
|                             | $I_{OA(3)}$          | Port M to P                              | -15 to 0                          | mA               |
|                             | $\Sigma I_{OA(1)}$   | Port C, D, E                             | -30 to +50                        | mA               |
|                             | $\Sigma I_{OA(2)}$   | Port F to J                              | -30 to +50                        | mA               |
|                             | $\Sigma I_{OA(3)}$   | Port K, L, M                             | -50 to 0                          | mA               |
|                             | $\Sigma I_{OA(4)}$   | Port N, O, P                             | -50 to 0                          | mA               |
| Allowable Power Dissipation | $P_d \text{ max}(1)$ | $T_a = -30$ to $+70^\circ\text{C}$ (FLP) | 430                               | mW               |
|                             | $P_d \text{ max}(2)$ | $T_a = -30$ to $+70^\circ\text{C}$ (DIP) | 600                               | mW               |
| Operating Temperature       | $T_{opg}$            |                                          | -30 to +70                        | $^\circ\text{C}$ |
| Storage Temperature         | $T_{stg}$            |                                          | -55 to +125                       | $^\circ\text{C}$ |

**2. Allowable Operating Conditions/ $T_a = -30$  to  $+70^\circ\text{C}$ ,  $V_{SS} = 0\text{V}$ ,  $V_{DD} = 4.5$  to  $5.5\text{V}$** 

|                          |             |                             | min          | typ            | max      | unit |
|--------------------------|-------------|-----------------------------|--------------|----------------|----------|------|
| Operating Supply Voltage | $V_{DD}$    |                             | 4.5          |                | 5.5      | V    |
| Standby Supply Voltage   | $V_{st}$    | RAM, register hold (Note 3) | 1.8          |                | 5.5      | V    |
| "H"-Level Input Voltage  | $V_{IH(1)}$ | Port A, B <sub>0</sub> to 2 | 1.9          |                | +13.5    | V    |
|                          | $V_{IH(2)}$ | Output Nch Tr OFF           | 0.7 $V_{DD}$ |                | +13.5    | V    |
|                          | $V_{IH(3)}$ | Output Nch Tr OFF           | 0.7 $V_{DD}$ |                | $V_{DD}$ | V    |
|                          | $V_{IH(4)}$ | Output Nch Tr OFF           | 0.8 $V_{DD}$ |                | +13.5    | V    |
|                          | $V_{IH(5)}$ | Output Nch Tr OFF           | 0.8 $V_{DD}$ |                | $V_{DD}$ | V    |
|                          | $V_{IH(6)}$ |                             | 0.8 $V_{DD}$ |                | $V_{DD}$ | V    |
|                          | $V_{IH(7)}$ | External clock mode         | 0.8 $V_{DD}$ |                | $V_{DD}$ | V    |
|                          | $V_{IH(8)}$ | Fig. 7                      | High $V_t$   | $V_{DD} - 0.5$ | +13.5    | V    |
|                          | $V_{IH(9)}$ | Fig. 7                      | Low $V_t$    | 0.5 $V_{DD}$   | +13.5    | V    |

Continued on next page.



Continued from preceding page.

**LC6554H**

|                                                                                                               |                           |                                                                                              |                                                               |                      |                     |             |
|---------------------------------------------------------------------------------------------------------------|---------------------------|----------------------------------------------------------------------------------------------|---------------------------------------------------------------|----------------------|---------------------|-------------|
| “L”-Level Input Voltage                                                                                       | V <sub>IL</sub> (1)       | Port A, B <sub>0</sub> to 2                                                                  | min                                                           | typ                  | max                 | unit        |
|                                                                                                               | V <sub>IL</sub> (2)       | Port C to J                                                                                  | V <sub>SS</sub>                                               |                      | +0.5                | V           |
|                                                                                                               | V <sub>IL</sub> (3)       | INT, SCK, SI                                                                                 | V <sub>SS</sub>                                               |                      | 0.3V <sub>DD</sub>  | V           |
|                                                                                                               | V <sub>IL</sub> (4)       | TEST                                                                                         | V <sub>SS</sub>                                               |                      | 0.25V <sub>DD</sub> | V           |
|                                                                                                               | V <sub>IL</sub> (5)       | RES                                                                                          | V <sub>SS</sub>                                               |                      | 0.3V <sub>DD</sub>  | V           |
|                                                                                                               | V <sub>IL</sub> (6)       | External clock mode                                                                          | OSC1                                                          |                      | 0.25V <sub>DD</sub> | V           |
|                                                                                                               | V <sub>IL</sub> (7)       | Fig. 7                                                                                       | Low V <sub>t</sub><br>input circuit<br>of Port B <sub>3</sub> | V <sub>SS</sub>      |                     | +0.9        |
| See Table 2.                                                                                                  |                           |                                                                                              |                                                               |                      |                     |             |
| Operating Frequency<br>(Cycle Time)                                                                           | f <sub>op</sub><br>(TCYC) |                                                                                              | 384<br>(10.4)                                                 |                      | 4330<br>(0.92)      | kHz<br>(μs) |
| External Clock Conditions (When the external clock option is selected)                                        |                           |                                                                                              |                                                               |                      |                     |             |
| Frequency                                                                                                     | f <sub>ext</sub>          | Fig. 1                                                                                       | OSC1                                                          | See Table 2.         |                     |             |
| Pulse Width                                                                                                   | textH, textL              |                                                                                              | OSC1                                                          | 90                   |                     | ns          |
| Rise/Fall Time                                                                                                | textR, textF              |                                                                                              | OSC1                                                          |                      | 30                  | ns          |
| Oscillation Guaranteed Constants                                                                              |                           |                                                                                              |                                                               |                      |                     |             |
| Ceramic Resonator Oscillation                                                                                 |                           | Fig. 2                                                                                       | See Table 1.                                                  |                      |                     |             |
| 3. Electrical Characteristics/T <sub>a</sub> =−30 to +70°C, V <sub>SS</sub> =0V, V <sub>DD</sub> =4.5 to 5.5V |                           |                                                                                              |                                                               |                      |                     |             |
| “H”-Level Input Current                                                                                       | I <sub>IH</sub> (1)       | Output Nch Tr OFF<br>(Including OFF leakage<br>current of Nch Tr)<br>V <sub>IN</sub> =+13.5V | Port of OD type<br>(Port C to J)<br>Port A, B                 |                      |                     | +5.0<br>μA  |
|                                                                                                               | I <sub>IH</sub> (2)       | External clock mode,<br>V <sub>IN</sub> =V <sub>DD</sub>                                     | OSC1                                                          |                      |                     | +1.0<br>μA  |
| “L”-Level Input Current                                                                                       | I <sub>IL</sub> (1)       | Output Nch Tr OFF<br>V <sub>IN</sub> =V <sub>SS</sub>                                        | Port of OD type<br>(Port C to J)<br>Port A, B                 | −1.0                 |                     | μA          |
|                                                                                                               | I <sub>IL</sub> (2)       | Output Nch Tr OFF<br>V <sub>IN</sub> =V <sub>SS</sub>                                        | Port of PU type<br>(Port C to J)                              | −1.3                 | −0.35               | mA          |
|                                                                                                               | I <sub>IL</sub> (3)       | V <sub>IN</sub> =V <sub>SS</sub>                                                             | RES                                                           | −45                  | −10                 | μA          |
|                                                                                                               | I <sub>IL</sub> (4)       | External clock mode,<br>V <sub>IN</sub> =V <sub>SS</sub>                                     | OSC1                                                          | −1.0                 |                     | μA          |
| “H”-Level Output Voltage                                                                                      | V <sub>OH</sub> (1)       | I <sub>OH</sub> =−50μA                                                                       | Port of<br>PU type<br>(Port C to J)                           | V <sub>DD</sub> −1.2 |                     | V           |
|                                                                                                               | V <sub>OH</sub> (2)       | I <sub>OH</sub> =−3mA                                                                        | Port K, L                                                     | V <sub>DD</sub> −1.8 |                     | V           |
|                                                                                                               | V <sub>OH</sub> (3)       | I <sub>OH</sub> =−10mA                                                                       | Port M to<br>P                                                | V <sub>DD</sub> −1.8 |                     | V           |
| “L”-Level Output Voltage                                                                                      | V <sub>OL</sub> (1)       | I <sub>OL</sub> =10mA                                                                        | Port C to J                                                   |                      | 1.5                 | V           |
|                                                                                                               | V <sub>OL</sub> (2)       | I <sub>OL</sub> =2mA, When I <sub>OL</sub> of<br>each port is 2mA or less                    | Port C to J                                                   |                      | 0.5                 | V           |
|                                                                                                               | V <sub>OL</sub> (3)       | Output Pch Tr OFF<br>V <sub>p</sub> =−35V<br>Output open                                     | Port of PD type<br>(Port K to P)                              |                      | −33                 | V           |
| Output OFF Leakage<br>Current                                                                                 | I <sub>OFF</sub> (1)      | Output Pch Tr OFF<br>V <sub>OUT</sub> =V <sub>DD</sub>                                       | Port of OD type<br>(Port K to P)                              |                      | +30                 | μA          |
|                                                                                                               | I <sub>OFF</sub> (2)      | Output Pch Tr OFF<br>V <sub>OUT</sub> =V <sub>DD</sub> −40V                                  | Port of OD type<br>(Port K to P)                              | −30                  |                     | μA          |
| Hysteresis Voltage                                                                                            | V <sub>HYS</sub>          |                                                                                              | RES, INT, SCK, SI,<br>OSC1 of Schmitt type<br>(Note 5)        | 0.1V <sub>DD</sub>   |                     | V           |

Continued on next page.

Continued from preceding page.

LC6554H

|                                   |                                |                                                                                         |                                                                                               | min  | typ  | max         | unit |
|-----------------------------------|--------------------------------|-----------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------|------|------|-------------|------|
| Current Dissipation               |                                |                                                                                         |                                                                                               |      |      |             |      |
| Ceramic Resonator Oscillator Mode | I <sub>DDOP</sub> (1)          | Fig. 2 4MHz                                                                             | V <sub>DD</sub><br>Operating mode,<br>Output Nch Tr,<br>Pch Tr OFF,<br>Port = V <sub>DD</sub> |      | 5    | 10          | mA   |
| External Clock Mode               | I <sub>DDOP</sub> (2)          | 384 kHz to 4330 kHz                                                                     | V <sub>DD</sub>                                                                               |      | 5    | 10          | mA   |
| Standby Mode                      | I <sub>DDST</sub>              | Output Nch Tr OFF<br>Output Pch Tr OFF<br>Port V <sub>DD</sub> , V <sub>DD</sub> =5.5 V | V <sub>DD</sub>                                                                               |      | 0.05 | 10          | μA   |
| Oscillation Characteristics       |                                |                                                                                         |                                                                                               |      |      |             |      |
| Ceramic Resonator Oscillation     |                                |                                                                                         |                                                                                               |      |      |             |      |
| Oscillation Frequency             | f <sub>CFOSC</sub><br>(Note 4) | Fig. 2 f <sub>O</sub> =4 MHz                                                            | OSC1, OSC2                                                                                    | 3920 | 4000 | 4080        | kHz  |
| Oscillation Stabilizing Period    | t <sub>CFS</sub>               | Fig. 3 f <sub>O</sub> =4MHz                                                             |                                                                                               |      |      | 10          | ms   |
| Pull-up Resistance                |                                |                                                                                         |                                                                                               |      |      |             |      |
| I/O Port Pull-up Resistance       | R <sub>pp</sub>                | V <sub>DD</sub> =5V                                                                     | Port of PU type<br>(Port C to J)                                                              |      | 14   |             | kΩ   |
| Pull-down Resistance              |                                |                                                                                         |                                                                                               |      |      |             |      |
| Output Port Pull-down Resistance  | R <sub>pd</sub>                | V <sub>DD</sub> =5V                                                                     | Port of PD type<br>(Port K to P)                                                              | 50   |      | 200         | kΩ   |
| External Reset Characteristics    |                                |                                                                                         |                                                                                               |      |      |             |      |
| Reset Time                        | T <sub>RST</sub>               |                                                                                         |                                                                                               |      |      | See Fig. 4. |      |

Continued on next page.

7997076 0017933 974

No. 2156-18/24

Continued from preceding page.

**LC6554H**

| Pin Capacitance         | CP                    | f=1MHz<br>Other than pins to be<br>tested, V <sub>IN</sub> =V <sub>SS</sub>                             |                         | min | typ<br>10                                   | max | unit<br>pF |
|-------------------------|-----------------------|---------------------------------------------------------------------------------------------------------|-------------------------|-----|---------------------------------------------|-----|------------|
| <b>Serial Clock</b>     |                       |                                                                                                         |                         |     |                                             |     |            |
| Input Clock Cycle Time  | t <sub>CKCY</sub> (1) | Fig. 5                                                                                                  | $\overline{\text{SCK}}$ | 3.0 |                                             |     | μs         |
| Output Clock Cycle Time | t <sub>CKCY</sub> (2) | Fig. 5                                                                                                  | $\overline{\text{SCK}}$ |     | 64 × T <sub>CYC</sub>                       |     | μs         |
|                         |                       |                                                                                                         |                         |     | (T <sub>CYC</sub> =4 × System clock period) |     |            |
| Input Clock             | t <sub>CKL</sub> (1)  | Fig. 5                                                                                                  | $\overline{\text{SCK}}$ | 1.0 |                                             |     | μs         |
| "L"-Level Pulse Width   |                       |                                                                                                         |                         |     |                                             |     |            |
| Output Clock            | t <sub>CKL</sub> (2)  | Fig. 5                                                                                                  | $\overline{\text{SCK}}$ |     | 32 × T <sub>CYC</sub>                       |     | μs         |
| "L"-Level Pulse Width   |                       |                                                                                                         |                         |     |                                             |     |            |
| Input Clock             | t <sub>CKH</sub> (1)  | Fig. 5                                                                                                  | $\overline{\text{SCK}}$ | 1.0 |                                             |     | μs         |
| "H"-Level Pulse Width   |                       |                                                                                                         |                         |     |                                             |     |            |
| Output Clock            | t <sub>CKH</sub> (2)  | Fig. 5                                                                                                  | $\overline{\text{SCK}}$ |     | 32 × T <sub>CYC</sub>                       |     | μs         |
| "H"-Level Pulse Width   |                       |                                                                                                         |                         |     |                                             |     |            |
| <b>Serial Input</b>     |                       |                                                                                                         |                         |     |                                             |     |            |
| Data Setup Time         | t <sub>ICK</sub>      | Specified for ↑ of $\overline{\text{SCK}}$ ,<br>Fig. 5                                                  | SI                      | 0.5 |                                             |     | μs         |
| Data Hold Time          | t <sub>CKI</sub>      |                                                                                                         | SI                      | 0.5 |                                             |     | μs         |
| <b>Serial Output</b>    |                       |                                                                                                         |                         |     |                                             |     |            |
| Output Delay Time       | t <sub>CKO</sub>      | Specified for ↓ of $\overline{\text{SCK}}$ ,<br>Nch OD only: External<br>1kohm, external 50pF<br>Fig. 5 | SO                      |     |                                             | 0.5 | μs         |
| <b>Pulse Output</b>     |                       |                                                                                                         |                         |     |                                             |     |            |
| Period                  | t <sub>PCY</sub>      | Fig. 6                                                                                                  | PE <sub>0</sub>         |     | 64 × T <sub>CYC</sub>                       |     | μs         |
| "H"-Level Pulse Width   | t <sub>PH</sub>       | T <sub>CYC</sub> =4 × System clock<br>period, Nch OD only:                                              | PE <sub>0</sub>         |     | 32 × T <sub>CYC</sub> ±10%                  |     | μs         |
| "L"-Level Pulse Width   | t <sub>PL</sub>       | External 1kohm, external<br>50pF                                                                        | PE <sub>0</sub>         |     | 32 × T <sub>CYC</sub> ±10%                  |     | μs         |

Note 1: When oscillated internally under the oscillating conditions in Fig. 2, up to the oscillation amplitude generated is allowable.

Note 2: Average over the period of 10 msec.

Note 3: Operating supply voltage V<sub>DD</sub> must be held until the standby mode is entered after the execution of the HALT instruction.

The PB<sub>3</sub> pin must be free from chattering during the HALT instruction execution cycle.

Note 4: f<sub>COSC</sub> represents an oscillatable frequency. There is a tolerance of approximately 1% between the center frequency at the ceramic mode and the nominal value presented by the ceramic resonator supplier. For details, refer to the specification for the ceramic resonator.

Note 5: The OSC1 becomes the Schmitt type when the OSC option is the external clock OSC.

Note 6: When mounting the FLP version on the board, do not dip it in solder.




Fig. 1 External Clock Input Waveform




Fig. 2 Ceramic Resonator Oscillation Circuit




Fig. 3 Oscillation Stabilizing Period

|                            |     |          |
|----------------------------|-----|----------|
| 4MHz<br>CSA4.00MG (Murata) | C 1 | 33pF±10% |
|                            | C 2 | 33pF±10% |
|                            | R   | 0Ω       |
| 4MHz<br>KBR4.0MS (Kyocera) | C 1 | 33pF±10% |
|                            | C 2 | 33pF±10% |
|                            | R   | 0Ω       |

Table 1 Constants Guaranteed for Ceramic Resonator Oscillation




Fig. 4 Reset Circuit

Note 7: When the rise time of the power supply is 0, the reset time becomes 10 ms to 100ms at  $C_{RES}=0.1\mu F$ . If the rise time of the power supply is long, the value of  $C_{RES}$  must be increased so that the reset time becomes 10ms or greater.





Fig. 5 Serial Input/Output Timing



The load conditions are the same as in Fig. 5.

Fig. 6 Pulse Output Timing at Port PE<sub>0</sub>




Fig. 7 Port PB<sub>3</sub> High Vt/Low Vt Input Circuit

Table 2 LC6554H

Table of Oscillation, Predivider Option (All selectable combinations are shown. Do not use any other combinations than shown below.) V<sub>DD</sub>=4.5 to 5.5V

| Circuit Configuration                                | Frequency                                                                                                       | Predivider Option (Cycle Time) | Remarks |
|------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|--------------------------------|---------|
| Ceramic Resonator OSC Option                         | 4 MHz                                                                                                           | 1/1 (1 μs)                     |         |
| External Clock Option                                | 384 to 4330 kHz                                                                                                 | 1/1 (10.4 to 0.92 μs)          |         |
| External Clock Drive by Ceramic Resonator OSC Option | The external clock drive is impossible. When using the external clock drive, specify the external clock option. |                                |         |

## LC6554D/H INSTRUCTION SET

| Symbol          | Description                       | M(DP)               | : Memory addressed by DP                         | ( ), I | : Contents               |
|-----------------|-----------------------------------|---------------------|--------------------------------------------------|--------|--------------------------|
| AC              | : Accumulator                     | P(DP <sub>L</sub> ) | : Input/output port addressed by DP <sub>L</sub> | ←      | : Transfer and direction |
| AC <sub>t</sub> | : Accumulator bit t               | PC                  | : Program counter                                | +      | : Addition               |
| CF              | : Carry flag                      | STACK               | : Stack register                                 | -      | : Subtraction            |
| CTL             | : Control register                | TM                  | : Timer                                          | ∧      | : AND                    |
| DP              | : Data pointer                    | TMF                 | : Timer (internal) interrupt request flag        | ∨      | : OR                     |
| E               | : E register                      | At, Ha, La          | : Working register                               | ⊕      | : Exclusive OR           |
| EXTF            | : External interrupt request flag | ZF                  | : Zero flag                                      |        |                          |
| Fn              | : Flag bit n                      |                     |                                                  |        |                          |
| M               | : Memory                          |                     |                                                  |        |                          |

| Instruction group                            | Mnemonic |                                                                     | Instruction code                                            |                                                             | Bytes | Cycles | Function                                                                                              | Description                                                                                                                                                                                        | Status flag affected | Remarks                                                                                                              |
|----------------------------------------------|----------|---------------------------------------------------------------------|-------------------------------------------------------------|-------------------------------------------------------------|-------|--------|-------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------|----------------------------------------------------------------------------------------------------------------------|
|                                              |          |                                                                     | D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> | D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> |       |        |                                                                                                       |                                                                                                                                                                                                    |                      |                                                                                                                      |
| Accumulator manipulation instructions        | CLA      | Clear AC                                                            | 1 1 0 0                                                     | 0 0 0 0                                                     | 1     | 1      | AC ← 0                                                                                                | The AC contents are cleared.                                                                                                                                                                       | ZF                   | * 1                                                                                                                  |
|                                              | CLC      | Clear CF                                                            | 1 1 1 0                                                     | 0 0 0 1                                                     | 1     | 1      | CF ← 0                                                                                                | The CF contents are cleared.                                                                                                                                                                       | CF                   |                                                                                                                      |
|                                              | STC      | Set CF                                                              | 1 1 1 1                                                     | 0 0 0 1                                                     | 1     | 1      | CF ← 1                                                                                                | The CF is set.                                                                                                                                                                                     | CF                   |                                                                                                                      |
|                                              | CMA      | Complement AC                                                       | 1 1 1 0                                                     | 1 0 1 1                                                     | 1     | 1      | AC ← (AC)                                                                                             | The AC contents are complemented.                                                                                                                                                                  | ZF                   |                                                                                                                      |
|                                              | INC      | Increment AC                                                        | 0 0 0 0                                                     | 1 1 1 0                                                     | 1     | 1      | AC ← (AC) + 1                                                                                         | The AC contents are incremented +1.                                                                                                                                                                | ZF CF                |                                                                                                                      |
|                                              | DEC      | Decrement AC                                                        | 0 0 0 0                                                     | 1 1 1 1                                                     | 1     | 1      | AC ← (AC) - 1                                                                                         | The AC contents are decremented -1.                                                                                                                                                                | ZF CF                |                                                                                                                      |
|                                              | RAL      | Rotate AC left through CF                                           | 0 0 0 0                                                     | 0 0 0 1                                                     | 1     | 1      | AC <sub>0</sub> ← (CF), AC <sub>n+1</sub> ← (AC) <sub>n</sub> , CF ← (AC) <sub>3</sub>                | The AC contents are shifted left through the CF.                                                                                                                                                   | ZF CF                |                                                                                                                      |
|                                              | TAE      | Transfer AC to E                                                    | 0 0 0 0                                                     | 0 0 1 1                                                     | 1     | 1      | E ← (AC)                                                                                              | The AC contents are transferred to the E.                                                                                                                                                          |                      |                                                                                                                      |
| Memory manipulation instructions             | XAE      | Exchange AC with E                                                  | 0 0 0 0                                                     | 1 1 0 1                                                     | 1     | 1      | (AC) ↔ (E)                                                                                            | The AC contents and the E contents are exchanged.                                                                                                                                                  |                      |                                                                                                                      |
|                                              | INM      | Increment M                                                         | 0 0 1 0                                                     | 1 1 1 0                                                     | 1     | 1      | M(DP) ← M(DP) + 1                                                                                     | The M(DP) contents are incremented +1.                                                                                                                                                             | ZF CF                |                                                                                                                      |
|                                              | DEM      | Decrement M                                                         | 0 0 1 0                                                     | 1 1 1 1                                                     | 1     | 1      | M(DP) ← M(DP) - 1                                                                                     | The M(DP) contents are decremented -1.                                                                                                                                                             | ZF CF                |                                                                                                                      |
|                                              | SMB bit  | Set M data bit                                                      | 0 0 0 0                                                     | 1 0 B <sub>1</sub> B <sub>0</sub>                           | 1     | 1      | M(DP, B <sub>1</sub> B <sub>0</sub> ) ← 1                                                             | A single bit of the M(DP) specified with B <sub>1</sub> B <sub>0</sub> is set.                                                                                                                     |                      |                                                                                                                      |
| Arithmetic operation/comparison instructions | RMB bit  | Reset M data bit                                                    | 0 0 1 0                                                     | 1 0 B <sub>1</sub> B <sub>0</sub>                           | 1     | 1      | M(DP, B <sub>1</sub> B <sub>0</sub> ) ← 0                                                             | A single bit of the M(DP) specified with B <sub>1</sub> B <sub>0</sub> is reset.                                                                                                                   | ZF                   |                                                                                                                      |
|                                              | AD       | Add M to AC                                                         | 0 1 1 0                                                     | 0 0 0 0                                                     | 1     | 1      | AC ← (AC) + M(DP)                                                                                     | Binary addition of the AC contents and the M(DP) contents is performed and the result is stored in the AC.                                                                                         | ZF CF                |                                                                                                                      |
|                                              | ADC      | Add M to AC with CF                                                 | 0 0 1 0                                                     | 0 0 0 0                                                     | 1     | 1      | AC ← (AC) + M(DP) + (CF)                                                                              | Binary addition of the AC, CF contents and the M(DP) contents is performed and the result is stored in the AC.                                                                                     | ZF CF                |                                                                                                                      |
|                                              | DAA      | Decimal adjust AC in addition                                       | 1 1 1 0                                                     | 0 1 1 0                                                     | 1     | 1      | AC ← (AC) + 6                                                                                         | 6 is added to the AC contents.                                                                                                                                                                     | ZF                   |                                                                                                                      |
|                                              | DAS      | Decimal adjust AC in subtraction                                    | 1 1 1 0                                                     | 1 0 1 0                                                     | 1     | 1      | AC ← (AC) + 10                                                                                        | 10 is added to the AC contents.                                                                                                                                                                    | ZF                   |                                                                                                                      |
|                                              | EXL      | Exclusive or M to AC                                                | 1 1 1 1                                                     | 0 1 0 1                                                     | 1     | 1      | AC ← (AC) ∨ M(DP)                                                                                     | The AC contents and the M(DP) contents are exclusive-ORed and the result is stored in the AC.                                                                                                      | ZF                   |                                                                                                                      |
|                                              | AND      | And M to AC                                                         | 1 1 1 0                                                     | 0 1 1 1                                                     | 1     | 1      | AC ← (AC) ∧ M(DP)                                                                                     | The AC contents and the M(DP) contents are ANDed and the result is stored in the AC.                                                                                                               | ZF                   |                                                                                                                      |
|                                              | OR       | Or M to AC                                                          | 1 1 1 0                                                     | 0 1 0 1                                                     | 1     | 1      | AC ← (AC) ∨ M(DP)                                                                                     | The AC contents and the M(DP) contents are ORed and the result is stored in the AC.                                                                                                                | ZF                   |                                                                                                                      |
|                                              | CM       | Compare AC with M                                                   | 1 1 1 1                                                     | 1 0 1 1                                                     | 1     | 1      | M(DP) + (AC) + 1                                                                                      | The AC contents and the M(DP) contents are compared and the CF and ZF are set/reset.                                                                                                               | ZF CF                |                                                                                                                      |
|                                              | CI data  | Compare AC with immediate data                                      | 0 0 1 0<br>0 1 0 0                                          | 1 1 0 0<br>1 3 1 2 1 1 1 0                                  | 2     | 2      | 1 3 1 2 1 1 0 + (AC) + 1                                                                              | The AC contents and the immediate data 1 3 1 2 1 1 0 are compared and the ZF and CF are set/reset.                                                                                                 | ZF CF                |                                                                                                                      |
| Load/store instructions                      | CLI data | Compare DP <sub>L</sub> with immediate data                         | 0 0 1 0<br>0 1 0 1                                          | 1 1 0 0<br>1 3 1 2 1 1 1 0                                  | 2     | 2      | (DP <sub>L</sub> ) ∨ 1 3 1 2 1 1 0                                                                    | The DP <sub>L</sub> contents and the immediate data 1 3 1 2 1 1 0 are compared.                                                                                                                    | ZF                   |                                                                                                                      |
|                                              | LI data  | Load AC with immediate data                                         | 1 1 0 0                                                     | 1 3 1 2 1 1 1 0                                             | 1     | 1      | AC ← 1 3 1 2 1 1 0                                                                                    | The immediate data 1 3 1 2 1 1 0 is loaded in the AC.                                                                                                                                              | ZF                   | * 1                                                                                                                  |
|                                              | S        | Store AC to M                                                       | 0 0 0 0                                                     | 0 0 1 0                                                     | 1     | 1      | M(DP) ← (AC)                                                                                          | The AC contents are stored in the M(DP).                                                                                                                                                           |                      |                                                                                                                      |
|                                              | L        | Load AC from M                                                      | 0 0 1 0                                                     | 0 0 0 1                                                     | 1     | 1      | AC ← M(DP)                                                                                            | The M(DP) contents are loaded in the AC.                                                                                                                                                           | ZF                   |                                                                                                                      |
|                                              | XM data  | Exchange AC with M, then modify DP <sub>H</sub> with immediate data | 1 0 1 0                                                     | 0 M <sub>2</sub> M <sub>1</sub> M <sub>0</sub>              | 1     | 2      | (AC) ↔ M(DP)<br>DP <sub>H</sub> ← (DP <sub>H</sub> ) ∨ 0 M <sub>2</sub> M <sub>1</sub> M <sub>0</sub> | The AC contents and the M(DP) contents are exchanged and then the DP <sub>H</sub> contents are modified with the contents of (DP <sub>H</sub> ) ∨ 0 M <sub>2</sub> M <sub>1</sub> M <sub>0</sub> . | ZF                   | The ZF is set/reset according to the result of (DP <sub>H</sub> ) ∨ 0 M <sub>2</sub> M <sub>1</sub> M <sub>0</sub> . |
|                                              | X        | Exchange AC with M                                                  | 1 0 1 0                                                     | 0 0 0 0                                                     | 1     | 2      | (AC) ↔ M(DP)                                                                                          | The AC contents and the M(DP) contents are exchanged.                                                                                                                                              | ZF                   | The ZF is set/reset according to the DP <sub>H</sub> contents at the time of instruction execution.                  |
|                                              | XI       | Exchange AC with M, then increment DP <sub>L</sub>                  | 1 1 1 1                                                     | 1 1 1 0                                                     | 1     | 2      | (AC) ↔ M(DP)<br>DP <sub>L</sub> ← (DP <sub>L</sub> ) + 1                                              | The AC contents and the M(DP) contents are exchanged and then the DP <sub>L</sub> contents are incremented +1.                                                                                     | ZF                   | The ZF is set/reset according to the result of (DP <sub>L</sub> ) + 1.                                               |
|                                              | XD       | Exchange AC with M, then decrement DP <sub>L</sub>                  | 1 1 1 1                                                     | 1 1 1 1                                                     | 1     | 2      | (AC) ↔ M(DP)<br>DP <sub>L</sub> ← (DP <sub>L</sub> ) - 1                                              | The AC contents and the M(DP) contents are exchanged and then the DP <sub>L</sub> contents are decremented -1.                                                                                     | ZF                   | The ZF is set/reset according to the result of (DP <sub>L</sub> ) - 1.                                               |
| Load/store instructions                      | RTBL     | Read table data from program ROM                                    | 0 1 1 0                                                     | 0 0 1 1                                                     | 1     | 2      | AC, E ← ROM (PCh, E, AC)                                                                              | The contents of ROM addressed by the PC whose low-order 8 bits are replaced with the E and AC contents are loaded in the AC and E.                                                                 |                      |                                                                                                                      |

LC6554D, 6554H

| Instruction group                          | Mnemonic  | Instruction code                                            |                                                             | Bytes                                                                                                          | Cycles | Function | Description                                                                                                                                                                                                               | Status flag affected                                                                                                                                                                                                                                                                                                | Remarks                                                                                            |
|--------------------------------------------|-----------|-------------------------------------------------------------|-------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------|--------|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------|
|                                            |           | D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> | D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> |                                                                                                                |        |          |                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                     |                                                                                                    |
| Data pointer manipulation instructions     | LDZ data  | Load DPH with Zero and DPL with immediate data respectively | 1 0 0 0                                                     | 1 3 1 2 1 1 1 0                                                                                                | 1      | 1        | DPH ← 0<br>DPL ← 1 3 1 2 1 1 1 0                                                                                                                                                                                          | The DPH and DPL are loaded with 0 and the immediate data 1 3 1 2 1 1 1 0 respectively.                                                                                                                                                                                                                              |                                                                                                    |
|                                            | LHI data  | Load DPH with immediate data                                | 0 1 0 0                                                     | 1 3 1 2 1 1 1 0                                                                                                | 1      | 1        | DPH ← 1 3 1 2 1 1 1 0                                                                                                                                                                                                     | The DPH is loaded with the immediate data 1 3 1 2 1 1 1 0.                                                                                                                                                                                                                                                          |                                                                                                    |
|                                            | IND       | Increment DPL                                               | 1 1 1 0                                                     | 1 1 1 1 0                                                                                                      | 1      | 1        | DPL ← (DPL) + 1                                                                                                                                                                                                           | The DPL contents are incremented +1.                                                                                                                                                                                                                                                                                | ZF                                                                                                 |
|                                            | DED       | Decrement DPL                                               | 1 1 1 0                                                     | 1 1 1 1 1                                                                                                      | 1      | 1        | DPL ← (DPL) - 1                                                                                                                                                                                                           | The DPL contents are decremented -1.                                                                                                                                                                                                                                                                                | ZF                                                                                                 |
|                                            | TAL       | Transfer AC to DPL                                          | 1 1 1 1                                                     | 0 1 1 1                                                                                                        | 1      | 1        | DPL ← (AC)                                                                                                                                                                                                                | The AC contents are transferred to the DPL.                                                                                                                                                                                                                                                                         |                                                                                                    |
|                                            | TLA       | Transfer DPL to AC                                          | 1 1 1 0                                                     | 1 0 0 1                                                                                                        | 1      | 1        | AC ← (DPL)                                                                                                                                                                                                                | The DPL contents are transferred to the AC.                                                                                                                                                                                                                                                                         | ZF                                                                                                 |
| Working register manipulation instructions | XAH       | Exchange AC with DPH                                        | 0 0 1 0                                                     | 0 0 1 1                                                                                                        | 1      | 1        | (AC) ↔ (DPH)                                                                                                                                                                                                              | The AC contents and the DPH contents are exchanged.                                                                                                                                                                                                                                                                 |                                                                                                    |
|                                            | XAt       | Exchange AC with working register At                        | 1 1 1 0                                                     | 1 1 1 0                                                                                                        | 1      | 1        | (AC) ↔ (A0)                                                                                                                                                                                                               | The AC contents and the contents of working register At are exchanged. At is assigned one of A0, A1, A2, A3 according to t <sub>1</sub> t <sub>0</sub> .                                                                                                                                                            |                                                                                                    |
|                                            | XA0       |                                                             | 1 1 1 0                                                     | 0 0 1 0                                                                                                        | 1      | 1        | (AC) ↔ (A0)                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                     |                                                                                                    |
|                                            | XA1       |                                                             | 1 1 1 0                                                     | 0 1 0 0                                                                                                        | 1      | 1        | (AC) ↔ (A1)                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                     |                                                                                                    |
|                                            | XA2       |                                                             | 1 1 1 0                                                     | 1 0 0 0                                                                                                        | 1      | 1        | (AC) ↔ (A2)                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                     |                                                                                                    |
|                                            | XA3       |                                                             | 1 1 1 0                                                     | 1 1 0 0                                                                                                        | 1      | 1        | (AC) ↔ (A3)                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                     |                                                                                                    |
| Flag manipulation instructions             | XHa       | Exchange DPH with working register Ha                       | 1 1 1 1                                                     | 1 0 1 0                                                                                                        | 1      | 1        | (DPH) ↔ (H0)                                                                                                                                                                                                              | The DPH contents and the contents of working register Ha are exchanged. Ha is assigned either of H0 or H1 according to a.                                                                                                                                                                                           |                                                                                                    |
|                                            | XH0       |                                                             | 1 1 1 1                                                     | 1 0 1 0                                                                                                        | 1      | 1        | (DPH) ↔ (H0)                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                     |                                                                                                    |
|                                            | XH1       |                                                             | 1 1 1 1                                                     | 1 1 0 0                                                                                                        | 1      | 1        | (DPH) ↔ (H1)                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                     |                                                                                                    |
|                                            | XLa       | Exchange DPL with working register La                       | 1 1 1 1                                                     | 0 0 1 0                                                                                                        | 1      | 1        | (DPL) ↔ (L0)                                                                                                                                                                                                              | The DPL contents and the contents of working register La are exchanged. La is assigned either of L0 or L1 according to a.                                                                                                                                                                                           |                                                                                                    |
|                                            | XLO       |                                                             | 1 1 1 1                                                     | 0 1 0 0                                                                                                        | 1      | 1        | (DPL) ↔ (L0)                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                     |                                                                                                    |
|                                            | XL1       |                                                             | 1 1 1 1                                                     | 0 1 1 0                                                                                                        | 1      | 1        | (DPL) ↔ (L1)                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                     |                                                                                                    |
| Jump/subroutine instructions               | SFB flag  | Set flag bit                                                | 0 1 0 1                                                     | B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>                                                    | 1      | 1        | F <sub>n</sub> ← 1                                                                                                                                                                                                        | The flag specified with B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> is set.                                                                                                                                                                                                                         |                                                                                                    |
|                                            | RFB flag  | Reset flag bit                                              | 0 0 0 1                                                     | B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>                                                    | 1      | 1        | F <sub>n</sub> ← 0                                                                                                                                                                                                        | The flag specified with B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> is reset.                                                                                                                                                                                                                       | ZF                                                                                                 |
|                                            | JMP addr  | Jump in the current bank                                    | 0 1 1 0                                                     | 1 P <sub>10</sub> P <sub>9</sub> P <sub>8</sub><br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | 2      | 2        | PC ← PC <sub>11</sub> (又 ← PC <sub>11</sub> )<br>P <sub>10</sub> P <sub>9</sub> P <sub>8</sub> P <sub>7</sub> P <sub>6</sub> P <sub>5</sub><br>P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> | A jump to the address specified with the PC <sub>11</sub> (or PC <sub>11</sub> ) and immediate data P <sub>10</sub> P <sub>9</sub> P <sub>8</sub> P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> occurs.                                   | If the BANK and JMP instructions are executed consecutively, PC <sub>11</sub> → PC <sub>11</sub> . |
|                                            | JPEA      | Jump in the current page modified by E and AC               | 1 1 1 1                                                     | 1 0 1 0                                                                                                        | 1      | 1        | PC <sub>7~0</sub> ← (E, AC)                                                                                                                                                                                               | A jump to the address specified with the contents of the PC whose low-order 8 bits are replaced by the E and AC contents occurs.                                                                                                                                                                                    |                                                                                                    |
|                                            | CZP addr  | Call subroutine in the zero page                            | 1 0 1 1                                                     | P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>                                                    | 1      | 1        | STACK ← (PC) + 1<br>PC <sub>11~6</sub> , PC <sub>1~0</sub> ← 0<br>PC <sub>5~2</sub> ← P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>                                                                         | A subroutine in page 0 of bank 0 is called.                                                                                                                                                                                                                                                                         |                                                                                                    |
|                                            | CAL addr  | Call subroutine in the zero bank                            | 1 0 1 0                                                     | 1 P <sub>10</sub> P <sub>9</sub> P <sub>8</sub><br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | 2      | 2        | STACK ← (PC) + 2<br>PC <sub>11~0</sub> ← 0 P <sub>10</sub> P <sub>9</sub> P <sub>8</sub> P <sub>7</sub><br>P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>       | A subroutine in bank 0 is called.                                                                                                                                                                                                                                                                                   |                                                                                                    |
| Branch instructions                        | RT        | Return from subroutine                                      | 0 1 1 0                                                     | 0 0 1 0                                                                                                        | 1      | 1        | PC ← (STACK)                                                                                                                                                                                                              | A return from a subroutine occurs.                                                                                                                                                                                                                                                                                  |                                                                                                    |
|                                            | RTI       | Return from interrupt routine                               | 0 0 1 0                                                     | 0 0 1 0                                                                                                        | 1      | 1        | PC ← (STACK)<br>CF ZF ← CSF, ZSF                                                                                                                                                                                          | A return from an interrupt service routine occurs.                                                                                                                                                                                                                                                                  | ZF CF                                                                                              |
|                                            | BANK      | Change bank                                                 | 1 1 1 1                                                     | 1 1 0 1                                                                                                        | 1      | 1        | PC <sub>11</sub> ← (PC <sub>11</sub> )                                                                                                                                                                                    | The bank is changed.                                                                                                                                                                                                                                                                                                | Effective only when used immediately before the JMP instruction.                                   |
|                                            | BAt addr  | Branch on AC bit                                            | 0 1 1 1                                                     | 0 0 t <sub>1</sub> t <sub>0</sub><br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>               | 2      | 2        | PC <sub>7~0</sub> ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub><br>if AC <sub>t</sub> = 1                                                  | If a single bit of the AC specified with the immediate data t <sub>1</sub> t <sub>0</sub> is 1, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.      | Mnemonic is BAO to BA3 according to the value of t.                                                |
|                                            | BNAt addr | Branch on no AC bit                                         | 0 0 1 1                                                     | 0 0 t <sub>1</sub> t <sub>0</sub><br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>               | 2      | 2        | PC <sub>7~0</sub> ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub><br>if AC <sub>t</sub> = 0                                                  | If a single bit of the AC specified with the immediate data t <sub>1</sub> t <sub>0</sub> is 0, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.      | Mnemonic is BNA0 to BNA3 according to the value of t.                                              |
|                                            | BMt addr  | Branch on M bit                                             | 0 1 1 1                                                     | 0 1 t <sub>1</sub> t <sub>0</sub><br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>               | 2      | 2        | PC <sub>7~0</sub> ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub><br>if [M(DP), t <sub>1</sub> t <sub>0</sub> ] = 1                          | If a single bit of the M(DP) specified with the immediate data t <sub>1</sub> t <sub>0</sub> is 1, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.   | Mnemonic is BMO to BM3 according to the value of t.                                                |
|                                            | BNMt addr | Branch on no M bit                                          | 0 0 1 1                                                     | 0 1 t <sub>1</sub> t <sub>0</sub><br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>               | 2      | 2        | PC <sub>7~0</sub> ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub><br>if [M(DP), t <sub>1</sub> t <sub>0</sub> ] = 0                          | If a single bit of the M(DP) specified with the immediate data t <sub>1</sub> t <sub>0</sub> is 0, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.   | Mnemonic is BNMO to BNMO3 according to the value of t.                                             |
|                                            | BPt addr  | Branch on Port bit                                          | 0 1 1 1                                                     | 1 0 t <sub>1</sub> t <sub>0</sub><br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>               | 2      | 2        | PC <sub>7~0</sub> ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub><br>if [P(DPL), t <sub>1</sub> t <sub>0</sub> ] = 1                         | If a single bit of port P(DPL) specified with the immediate data t <sub>1</sub> t <sub>0</sub> is 1, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs. | Mnemonic is BPO to BP3 according to the value of t.                                                |
|                                            | BNPt addr | Branch on no Port bit                                       | 0 0 1 1                                                     | 1 0 t <sub>1</sub> t <sub>0</sub><br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>               | 2      | 2        | PC <sub>7~0</sub> ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub><br>if [P(DPL), t <sub>1</sub> t <sub>0</sub> ] = 0                         | If a single bit of port P(DPL) specified with the immediate data t <sub>1</sub> t <sub>0</sub> is 0, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs. | Mnemonic is BNPO to BNPO3 according to the value of t.                                             |
|                                            | BTM addr  | Branch on timer                                             | 0 1 1 1                                                     | 1 1 0 0                                                                                                        | 2      | 2        | PC <sub>7~0</sub> ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub><br>if TMF = 1<br>then TMF ← 0                                              | If the TMF is 1, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs. The TMF is reset.                                                                   | TMF                                                                                                |

LC6554D, 6554H

| Instruction group         | Mnemonic              | Instruction code                                                       |                                                                                                                            | Bytes | Cycles | Function                                                                                                                                                                       | Description                                                                                                                                                                                                                                                                                                                                        | Status flag affected | Remarks                                                          |
|---------------------------|-----------------------|------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------|-------|--------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------|------------------------------------------------------------------|
|                           |                       | D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>            | D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>                                                                |       |        |                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |                      |                                                                  |
| Branch instructions       | BNTM addr             | 0 0 1 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | 1 1 0 0<br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>                                                     | 2     | 2      | PC <sub>7~0</sub> ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub><br>if TMF = 0<br>then TMF ← 0   | If the TMF is 0, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs. The TMF is reset.                                                                                                  | TMF                  |                                                                  |
|                           | BI addr               | 0 1 1 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | 1 1 0 1<br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>                                                     | 2     | 2      | PC <sub>7~0</sub> ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub><br>if EXTF = 1<br>then EXTF ← 0 | If the EXTF is 1, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs. The EXTF is reset.                                                                                                | EXTF                 |                                                                  |
|                           | BNI addr              | 0 0 1 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | 1 1 0 1<br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>                                                     | 2     | 2      | PC <sub>7~0</sub> ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub><br>if EXTF = 0<br>then EXTF ← 0 | If the EXTF is 0, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs. The EXTF is reset.                                                                                                | EXTF                 |                                                                  |
|                           | BC addr               | 0 1 1 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | 1 1 1 1<br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>                                                     | 2     | 2      | PC <sub>7~0</sub> ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub><br>if CF = 1                    | If the CF is 1, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.                                                                                                                     |                      |                                                                  |
|                           | BNC addr              | 0 0 1 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | 1 1 1 1<br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>                                                     | 2     | 2      | PC <sub>7~0</sub> ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub><br>if CF = 0                    | If the CF is 0, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.                                                                                                                     |                      |                                                                  |
|                           | BZ addr               | 0 1 1 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | 1 1 1 0<br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>                                                     | 2     | 2      | PC <sub>7~0</sub> ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub><br>if ZF = 1                    | If the ZF is 1, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.                                                                                                                     |                      |                                                                  |
|                           | BNZ addr              | 0 0 1 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | 1 1 1 0<br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>                                                     | 2     | 2      | PC <sub>7~0</sub> ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub><br>if ZF = 0                    | If the ZF is 0, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.                                                                                                                     |                      |                                                                  |
|                           | BF <sub>n</sub> addr  | 1 1 0 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> | 2     | 2      | PC <sub>7~0</sub> ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub><br>if F <sub>n</sub> = 1        | If the flag bit of the 16 flags specified with the immediate data n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> is 1, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs. |                      | Mnemonic is BF0 to BF15 according to the value of n.             |
|                           | BNF <sub>n</sub> addr | 1 0 0 1<br>P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> | n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> | 2     | 2      | PC <sub>7~0</sub> ← P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub><br>P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub><br>if F <sub>n</sub> = 0        | If the flag bit of the 16 flags specified with the immediate data n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> is 0, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs. |                      | Mnemonic is BN0 to BN15 according to the value of n.             |
| Input/Output instructions | IP                    | 0 0 0 0                                                                | 1 1 0 0                                                                                                                    | 1     | 1      | AC ← (P(DP <sub>L</sub> ))                                                                                                                                                     | Port P(DP <sub>L</sub> ) contents are loaded in the AC.                                                                                                                                                                                                                                                                                            | ZF                   |                                                                  |
|                           | OP                    | 0 1 1 0                                                                | 0 0 0 1                                                                                                                    | 1     | 1      | P(DP <sub>L</sub> ) ← (AC)                                                                                                                                                     | The AC contents are outputted to port P(DP <sub>L</sub> ).                                                                                                                                                                                                                                                                                         |                      |                                                                  |
|                           | SPB bit               | 0 0 0 0                                                                | 0 1 B <sub>1</sub> B <sub>0</sub>                                                                                          | 1     | 2      | P(DP <sub>L</sub> , B <sub>1</sub> B <sub>0</sub> ) ← 1                                                                                                                        | A single bit in port P(DP <sub>L</sub> ) specified with the immediate data B <sub>1</sub> B <sub>0</sub> is set.                                                                                                                                                                                                                                   |                      | When this instruction is executed, the E contents are destroyed. |
|                           | RPB bit               | 0 0 1 0                                                                | 0 1 B <sub>1</sub> B <sub>0</sub>                                                                                          | 1     | 2      | P(DP <sub>L</sub> , B <sub>1</sub> B <sub>0</sub> ) ← 0                                                                                                                        | A single bit in port P(DP <sub>L</sub> ) specified with the immediate data B <sub>1</sub> B <sub>0</sub> is reset.                                                                                                                                                                                                                                 | ZF                   | When this instruction is executed, the E contents are destroyed. |
| Other instructions        | SCTL bit              | 0 0 1 0<br>1 0 0 0                                                     | 1 1 0 0<br>B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>                                                     | 2     | 2      | CTL ← (CTL) V<br>B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>                                                                                                   | The bits of the control register specified with the immediate data B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> are set.                                                                                                                                                                                                            |                      |                                                                  |
|                           | RCTL bit              | 0 0 1 0<br>1 0 0 1                                                     | 1 1 0 0<br>B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>                                                     | 2     | 2      | CTL ← (CTL) Λ<br>B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>                                                                                                   | The bits of the control register specified with the immediate data B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> are reset.                                                                                                                                                                                                          | ZF                   |                                                                  |
|                           | WTTM                  | 1 1 1 1                                                                | 1 0 0 1                                                                                                                    | 1     | 1      | TM ← (E), (AC)<br>TMF ← 0                                                                                                                                                      | The E and AC contents are loaded in the timer. The TMF is reset.                                                                                                                                                                                                                                                                                   | TMF                  |                                                                  |
|                           | HALT                  | 1 1 1 1                                                                | 0 1 1 0                                                                                                                    | 1     | 1      | Halt                                                                                                                                                                           | All operations stop.                                                                                                                                                                                                                                                                                                                               |                      | Only when all pins of port PA are set as L, stop.                |
|                           | NOP                   | 0 0 0 0                                                                | 0 0 0 0                                                                                                                    | 1     | 1      | No operation                                                                                                                                                                   | No operation is performed, but 1 machine cycle is consumed.                                                                                                                                                                                                                                                                                        |                      |                                                                  |

\*1 If the CLA instruction is used consecutively in such a manner as CLA, CLA, ———, the first CLA instruction only is effective and the following CLA instructions are changed to the NOP instructions. This is also true of the LI instruction.