	REVISIONS		
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Inactive device 01 for new design. Add device 03. Upgrade to full military temperature range. Change drawing CAGE code. Editorial changes throughout.	88-04-15	W. Heckman
В	Add case outline Y. Editorial changes throughout.	89-09-08	W. Heckman
С	Add device types 02 and 03 for CAGE code 48257. Changed thermal resistance value in section 1.3. Changes to figure 1. Editorial changes throughout.	90-10-07	W. Heckman
D	Updated drawing to reference MIL-STD-1835. Made changes to table I. Modified figure 1, case outline Y. Editorial changes throughout.	93-03-10	Monica L. Poelki
E	Changes in accordance with NOR 5962-R222-93.	93-03-10	Monica L. Poelki
F	Add device 04. Editorial changes throughout.	94-08-05	Monica L. Poelki

CURRENT CAGE CODE 67268 THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED.

REV																				
SHEET																<u> </u>				
REV	F	F	F	F	F	F	F	F	F	F	F	F	F	F						
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28					-	
REV STATU				RE	٧		F	F	F	F	F	F	F	F	F	F	F	F	F	F
OF SHEETS	S 			SHI	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					NRED B'		Rauch			D	efen:		ECTR		S SU		CEN:	rer		;

STANDARD MICROCIRCUIT DRAWING

THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS
AND AGENCIES OF THE
DEPARTMENT OF DEFENSE

AMSC N/A

CHECKED BY William J. Johnson

APPROVED BY William K. Heckman

DRAWING APPROVAL DATE 25 February 1987

REVISION LEVEL

DAYTON, OHIO 45444

MICROCIRCUIT, DIGITAL, HCMOS, 32-BIT MICROPROCESSOR, MONOLITHIC SILICON

CAGE CODE SIZE 5962-86032 14933 A

0F 28 SHEET 1

DESC FORM 193

JUL 91

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E364-94

9004708 0003444 139 📟

1. SCOPE

1.1 $\underline{\text{Scope}}$. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 $\underline{\text{Device type}(s)}$. The device type(s) shall identify the circuit function as follows:

<u>Device type</u>	Generic number	<u>Circuit function</u>
01	68020-12	HCMOS, 32-bit microprocessor
02	68020-16	HCMOS, 32-bit microprocessor
03	68020-20	HCMOS, 32-bit microprocessor
04	68020-25	HCMOS, 32-bit microprocessor

1.2.2 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	CMGA5-P114	114	Pin grid array
Y	See figure 1	132	Square leaded chip carrier

1.2.3 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein). Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1.3 Absolute maximum ratings.

Supply voltage range	-0.3 V dc to +7.0 V dc
Storage temperature range	-65°C to +150°C
Maximum power dissipation (P_D)	1.75 W
Lead temperature (soldering, 5 seconds)	+270°C
Junction temperature (T_1)	+150°€
Thermal resistance, junction to case (θ_{JC}) :	
Case X	See MIL-STD-1835
Case Y	10 °C

1.4 Recommended operating conditions.

Supply voltage range (V _{DD})	4.5 V dc minimum to 5.5 V dc maximum 2.0 V dc to Vcc V dc
Low level input voltage range (V_{II})	GND or -0.5 V dc to +0.8 V dc
Minimum high level output voltage (VOH)	2.4 V dc
Maximum low level output voltage (V _{OI})	0.5 V dc
Maximum low level output voltage (RESET only)	0.8 V dc
Case operating temperature range (T_C)	
Frequency of operation:	
Device type 01	8.0 MHz to 12.5 MHz
Device type 02	8.0 MHz to 16.7 MHz
Device type 03	12.5 MHz to 20.0 MHz
Device type 04	

 $\overline{1/}$ Must withstand the added PD due to short circuit test; e.g., I_{OS} .

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-86032
DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 2

DESC FORM 193A JUL 94

🖿 9004708 0003445 075 📟

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and bulletin</u>. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.
MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standards, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be as specified on figure 1 and in accordance with 1.2.2 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).
- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-86032
DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 3

DESC FORM 193A **JUL 94**

9004708 0003446 TOl 📟

Test	Symbol	Conditions <u>1</u> /	Wave-	Group	Device	Limits		
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		4.50 V ≤ V _{CC} ≤ 5.50 V -55°C ≤ T _C ≤ +125°C	form number	A subgroups	types	Min	Max	Unit
Output_high voltage AO-A31. AS, BG, DO-D31, DBEN, DS, ECS, R/W, IPEND, OCS, RMC, SIZO-SIZ1, FCO-FC2	VOH	I _{OH} = -400 μA		1, 2, 3	A11	2.4		V
Output low voltage AO- <u>A3</u> 1, FCO-FC2, SIZO-SIZ1, BG, DO-D31	V _{OL1}	I _{OL} = 3.2 mA		1, 2, 3	All		0.5	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Output <u>low</u> v <u>oltage AS, DS,</u> R/W, RMC, DBEN, IPEND	V _{OL2}	I _{OL} = 5.3 mA		1, 2, 3	All		0.5	V
Output low voltage ECS, OCS	V _{OL3}	I _{OL} = 2.0 mA		1, 2, 3	All		0.5	٧
Output low voltage HALT	V _{OL4}	I _{OL} = 10.7 mA		1, 2, 3	All		0.5	V
Output low voltage RESET	V _{0L5}	I _{OL} = 10.7 mA		1, 2, 3	All		0.8	V
Input high voltage	ν _{IH}			1, 2, 3	A11	2.0	v _{cc}	V
Input low voltage	ν _{IL}			1, 2, 3	A11	GND -0.5	0.8	٧
Input leakage current, BERR, BR, BGACK, CLK, IPLO-IPL2, AVEC, CDIS, DSACKO, DSACK1	IINI	V _{SS} ≤ V _{IN} ≤ V _{CC}		1, 2, 3	All	-1.0	1.0	μΑ
Input_leakage current HALT, RESET	I IN2	V _{SS} ≤ V _{IN} ≤ V _{CC}		1, 2, 3	All	-2.5	2.5	μΑ
HI-Z (off-state) l <u>eakage</u> current AO-A31, AS, DBEN, DS, DO-D31, FCO-FC2, R/W, RMC, SIZO-SIZ1	I _{TSI}	2.4 V or 0.5 V		1, 2, 3	All	-2.5	2.5	μА
Supply current 2/	1 _{CC}	 V _{CC} = 5.50 V		1, 3	All		333	mA
				2			220	
Capacitance	CIN	See 4.3.1b, VIN = 0, see 4.3.1c, TC = +25°C, fIN = 1 MHz		4	A11		20.0	pF
Functional testing	 	See 4.3.1d	 	7, 8	All	 		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86032
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 4

DESC FORM 193A JUL 94

9004708 0003447 948

Test	Symbol	Conditions 1/	Wave-	Group	Device		╡	
		4.50 V < V _{CC} < 5.50 V -55°C < T _C < +125°C	form number 	A subgroups	types	Min	Max	Unit
requency of operation	f	3/ 4/ V _{CC} = 4.5 V		9, 10, 11	01 02 03 04	8 8 12.5 12.5	12.5 16.7 20.0 25.0	MHz
Cycle time	tcyc		1	9, 10, 11	01 02 03 04	80 60 50 40	125 125 80 80	ns
Clock pulse width	t _{CL} .		2. 3	9, 10, 11	01 02 03 04	32 24 20 19	87 95 54 61	ns
Clock rise and fall times	t _{CR} ,		4, 5	9, 10, 11	01-03 04		5 4	ns
Clock high to ADDRESS/FC/ SIZE/RMC valid	tCHAV		6	9, 10, 11	01 02 03-04	0 0	40 30 25	ns
Clock high to ECS, OCS asserted	t _{CHEV}		6a	9, 10, 11	01 02 03 04	0 0 0	30 20 15 12	ns
Clock <u>H</u> IGH t <u>o A</u> DDRESS, DATA, FC, RMC, SIZE, HI-Z	t _{CHAZx}		7 <u>5</u> /		01 02 03 04	0 0	80 60 50 40	ns
Clock h <u>igh</u> to ADDRESS/FC/ SIZE/RMC invalid	tCHAZn		8	9, 10, 11	All	0		ns
Clock low to AS, DS asserted	†CLSA		9	9, 10, 11	01 02 03 04	3 3 3 3	40 30 25 18	ns
AS to DS assertion (READ) (SKEW)	t _{STSA}		9a 6/	9, 10, 11	01 02 03-04	-20 -15 -10	20 15 10	ns
AS asserted to DS asserted (WRITE)	tsasa		9b 7/	9, 10, 11	01 02 03 04	42 37 32 27		ns
ECS width asserted	t _{ECSA}		10	9, 10, 11	01 02 03-04	25 20 15		ns

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE 5962-86032

REVISION LEVEL SHEET 5

DESC FORM 193A JUL 94

-- 9004708 0003448 884 **--**

Test	Symbo1	Conditions 1/	Wave-	Group	Device	1 .	imits	Unit
		Conditions $\frac{1}{4.50}$ V \leq V _{CC} \leq 5.50 V \leq 5.50 V \leq 1.25°C	form number	A subgroups	types	Min	Max	
OCS width asserted	tocsa	$v_{CC} = \frac{4}{4.5} \text{ V}$	10a	9, 10, 11	01 02 03-04	 25 20 15		ns
ECS, OCS width negated	! ^t cwn 		10b <u>8</u> / <u>5</u> /		01 02 03 04	20 15 10 5		ns
ADDRESS/FC/SIZE/RMC valid to AS (and DS asserted READ)	^t avsa		11	9, 10, 11	01 02 03 04	20 15 10 6		ns
Clock low to \overline{AS} , \overline{DS} negated	^t CLSN		12	9, 10, 11	01 02 03 04	0 0 0	40 30 25 15	ns
Clock low to ECS/OCS negated	^t CLEN		12a	9, 10, 11	01 02 03 04	0 0 0	40 30 25 15	ns
AS, DS negated to ADDRESS, FC, SIZE, RMC invalid	tSNAI		13	9, 10, 11	01 02 03-04	20 15 10		ns
AS (and $\overline{\text{DS}}$ READ) width asserted	t _{SWA}		14	9, 10, 11	01 02 03 04	120 100 85 70		ns
DS width asserted MRITE	t _{SWAW}		14a	9, 10, 11	01 02 03 04	50 40 38 30		ns
AS, DS width negated	t _{SN}		15	9, 10, 11	01 02 03 04	50 40 38 30		ns
DS negated to AS asserted	^t snsa		15a <u>9/5</u> /	! 	01 02 03 04	45 35 30 25		ns
Cl <u>ock</u> high to AS, DS, R/W, DBEN high impedance	t _{CSZ}		16 <u>5</u> /		01 02 03 04		80 60 50 40	ns
AS, DS negated to R/W	^t SNRN		17	9, 10, 11	01 02 03-04	20 15 10		ns

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-86032
DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 6

DESC FORM 193A JUL 94

- 9004708 0003449 710 **-**

Test	Symbol	Symbol Conditions 1/	Wave- Gro		Device		imits	1
,,,,,		4.50 V < V _{CC} < $\overline{5}$.50 V -55°C < \overline{T}_C < +125°C	form number	A subgroups	types	Min	Max	Unit
Clock high to R/W high	t _{CHRH}	3/ 4/ V _{CC} = 4.5 V	18	9, 10, 1	03	0 0 0	40 30 25 20	ns
Clock high to R/W low	t _{CHRL}		20	9, 10, 1	01 02 03 04	0 0	40 30 25 20	ns
R/\overline{W} high to \overline{AS} asserted	traaa		21	9, 10, 1	01	20 15 10 5		ns
R/W low to DS asserted (WRITE)	tRASA		22	9, 10, 1	01 1 02 03 04	90 75 60 50		ns
Clock high to data out valid	tCHD0	 	23	9, 10, 1	01 1 02 03-04		40 30 25	ns
DS negated to data out invalid	tSNDI		25 	9, 10, 1	1 01 02 03 04	20 15 10 5		ns
DS negated to DBEN negated (WRITE)	tSNDN		25a 10/		01 02 03 04	20 15 10 5		ns
Data-out valid to DS asserted (WRITE)	t _{DVSA}		26 <u>11</u> /	9, 10, 1	01 1 02 03 04	20 15 10 5		ns
Data-in valid to clock low (data set-up)	tDICL		27	9, 10, 1	03-04	10 5 5		ns
Late BERR/HALT asserted to clock low set-up time	tBELCL		27a	9, 10, 1	03	25 20 15 10		ns
AS, DS negated to DSACKx, BERR, HALT, AVEC negated	tSNDN		28 <u>12</u> /		01 02 03 03	0 0	110 80 65 50	ns
DS negated to data-in invalid (data-in hold time)	tSNDI		29	9, 10, 1	1 All	0		ns
DS negated to data-in (high impedance)	tSNDI	- 	29a	9, 10, 1	01 1 02 03 04		80 60 50 40	ns
See footnotes at end of tab	ole.							
MICROCIRO		RAWING	SIZ	E			596	2-8603
DEFENSE ELECTRO DAYTON,		SUPPLY CENTER 45444	****	R	EVISION_	EVEL	SHEE	T 7

DESC FORM 193A JUL 94

9004708 0003450 432 📼

Test	Symbol	Conditions <u>1</u> /	Wave-	Group	Device	1	imits	∔
		4.50 V < V _{CC} < 5.50 V -55°C < T _C < +125°C	form number	A subgroups	types	Min	Max	Unit
DSACKx asserted to data-in valid	t _{DADI}	<u>3</u> / <u>4</u> / ∨ _{CC} ~ 4.5 ∨	31 <u>13</u> /	9, 10, 11	01 02 03 04		60 50 43 32	ns
DSACKx as <u>serted</u> to DSACKx valid (DSACKx asserted (SKEW)	†DADV		31a 14/	9, 10, 11	01 02 03-04		20 15 10	ns
RESET input transition	t _{HRRF}		32 <u>12</u> /		01 02 03-04] 	2.5 1.5 1.5	CLKS per.
Clock low to \overline{BG} asserted	t _{CLBA}		33	9, 10, 11	01 02 03 04	0 0	40 30 25 20	ns
Clock low to $\overline{\rm BG}$ negated	tCLBN		34	9, 10, 11	01 02 03 04	0 0	40 30 25 20	ns
BR asserted to BG asserted (RMC not asserted)	tBRAGA		35	9, 10, 11	All	1.5	3.5	CLKS per.
BGACK asserted to BG negated	tGAGN		37		All	1.5	3.5	CLKS per.
BGACK asserted to BR negated	tGARN		37a 15/	9, 10, 11	A11	0	1.5	CLKS per.
BG width negated	t _{GN}		39	9, 10, 11	01 02 03 04	120 90 75 60		ns
BG width asserted	t _{GA}		39a	9, 10, 11	01 02 03 04	120 90 75 60		ns
Clock high to DBEN asserted (READ)	t _{CHDAR}		40	9, 10, 11	01 02 03 04	0 0	40 30 25 20	ns
Clock low to DBEN negated (READ)	tCLDNR		41	9, 10, 11	01 02 03 04	0 0	40 30 25 20	ns
Clock low to DBEN asserted (WRITE)	t _{CLDAW}		42	9, 10, 11	01 02 03 04	0 0 0	40 30 25 20	ns
Clock high to DBEN negated (WRITE)	tCHDNW		43	9, 10, 11	01 02 03 04	0 0	40 30 25 20	ns
See footnotes at end of ta	ble.							
	ANDARD CUIT DR	AWING	SIZE	2			5962	2-8603
MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		UPPLY CENTER -		RE	/ISION L	EVEL	SHEET	 Г 8

DESC FORM 193A JUL 94

■ 9004708 0003451 379 **■**

Test	Symbo]	Conditions $\frac{1}{2}$ / 4.50 V \leq V _{CC} \leq 5.50 V -55°C \leq T _C \leq +125°C	Wave- form number	Group A subgroups	Device types	Min	imits Max	Unit
R/W low to DBEN asserted (WRITE)	trada	3/ 4/ VCC = 4.5 V	44	9, 10, 11	01 02 03-04	20 15 10		กร
DBEN width asserted READ	t _{DA}		45 <u>16</u> /	9, 10, 11	01 02 03 04	80 60 50 40		ns
DBEN width asserted WRITE	t _{DA}		45a 16/	9, 10, 11	01 02 03 04	160 120 100 80		ns
R/W width asserted (WRITE or READ)	t _{RWA}		46	9, 10, 11	01 02 03 04	180 150 125 100		ns
Asynchronous input set-up time	tAIST		47a 12/	9, 10, 11	01 02 03-04	10 5 5		ns
Asynchronous input hold time	taiht		47b 12/		01 02 03 04	20 15 15 10		ns
DSACKx asserted to BERR, HALT asserted	[†] DABA	 	48 17/	9, 10, 11	01 02 03 04		35 30 20 18	ns
Data out hold from clock high	t _{DOCH}		53		All	0		ns
R/W valid to data bus impedance change	t _{RADC}	· 	55 <u>5</u> /		01 02 03 04	40 30 25 20		ns
RESET pulse width (RESET instruction)	tHRPW		56	9, 10, 11	All	512		CLKS
BERR negated to HALT negated (RERUN)	tBNHN		57	9, 10, 11	A11	0		ns

SIZE

A

REVISION LEVEL

5962-86032

9

SHEET

DESC FORM 193A

JUL 94

9004708 0003452 205 📟

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

Test Symbol	Symbo1		Wave-	Group	Device	Limits		Unit
		form number 	A subgroups	types	Min	Max		
BGACK negated to bus driven	†GNBD	<u>3</u> / <u>4</u> / V _{CC} = 4.5 V	58 12/18/		All	1		CLKS per.
BGACK negated to bus driven	t _{BNBD}		59 12/18/		All	1		CLKS

- 1/ T_C = -55°C and +125°C in a power-off condition under thermal soak for 4 minutes, minimum or until thermal equilibrium. Electrical parameters are tested "instant on" 100 ms after power is applied.
- 2/ All outputs unloaded except for load capacitance. Clock should be fmax. High: HALT, RESET, DSACKO, DSACKI, CDIS, IPLO-IPL2, BR, BGACK, AVEC and BERR (part free running).

3/ For subgroups 7, 8, 9, 10, and 11; $V_{IL} = 0.5 \text{ V}$, $V_{IH} = 2.4 \text{ V}$.

4/ See figures 3 and 4.


5/ Guaranteed but not tested.

- $\frac{1}{6}$ / This number can be reduced to 5 nanoseconds if strobes have equal loads.
- 7/ This specification allows system designers to qualify the CS signal of a generic 68881/68882 with AS (allowing 7 ns for gate delay and still meet the CS to DS set-up time requirements (specification 8B)) of the generic 68881/68882.
- 8/ This specification indicates the minimum high time for ECS and OCS in the event of an internal cache hit followed immediately by a cache miss or operand cycle.
- 9/ This specification guarantees operation with the coprocessor, generic 68881, which specifies a minimum time for DS negated to AS asserted (specification 13A). Without this specification, incorrect interpretation of specifications 9A and 15 would indicate that the microprocessor does not meet the coprocessor, generic 68881 requirements.
- 10/ This specification allows a system designer to guarantee data hold times on the output side of data buffers that have output enable signals generated with DBEN.
- 11/ Actual value depends on the clock input waveform.
 12/ Cannot be tested. For system design purposes only.
- 13/ If the asynchronous set-up time (number 47) requirements are satisfied, the DSACKx low to data set-up time (number 31) and DSACKx low to BERR low set-up time (number 48) can be ignored. The data must only satisfy the data-in to clock low set-up time (number 27) for the following clock cycle, BERR must only satisfy the late BERR low to clock low set-up time (number 27A) for the following clock cycle.
- This parameter specifies the maximum allowable skew between DSACKO to DSACKO asserted or DSACKO to DSACKO or DSACKO or DSACKO.
- 15/ The minimum values must be met to guarantee proper operation. If this maximum value is exceeded, BG may be reasserted.
- 16/ DBEN may stay asserted on consecutive WRITE cycles.
- 17/ In the absence of DSACKX, BERR is an asynchronous input using the asynchronous input set-up time (number 47). This specification applies to the first (DSACKO or DSACKI) DSACKx signal asserted.
- 18/ These specifications allow system designers to guarantee that an alternate bus master has stopped driving the bus when the microprocessor regains control of the bus after an arbitration sequence.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-86032
DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 10


DESC FORM 193A JUL 94

🚃 9004708 0003453 l4l 📟



DESC FORM 193A JUL 94

= 9004708 0003454 088 **=**



		Case Y			
	Inch	es	Millimeters		
Symbo]	Min	Max	Min	Max	
A		.125		3.175	
A1	.018	.035	0.457	0.889	
b	.008	.014	0.457	0.762	
С	.005	.010	0.127	0.254	
D/E	.940	.960	23.88	24.38	
е	.025	BSC			
e1	.600	BSC			
HD/HE	1.133	1.147	28.78	29.13_	
L	.024	.040	0.610	1.016	
N	52		57	?	
R	.011	.034	0.279	0.864	
R1	.009		0.229		

NOTES:

- 1. A terminal 1 identification mark shall be located at the index corner in the shaded area shown. Terminal 1 is located immediately adjacent to and counterclockwise from the index corner. Terminal numbers increase in a counterclockwise direction when viewed as shown.
- 2. Generic lead attach dogleg depiction.
- Dimension N: Number of terminals.
 Corner shapes (square, notch, radius, etc.) may vary from that shown on the drawing. The index corner shall be clearly unique.
- Metric equivalents are given for general information only.
- Controlling dimension: Inch.
- 7. Datums X and Y to be determined where center leads exit the body.
- 8. Dimensions b and c include lead finish.

FIGURE 1. <u>Case outlines</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-86032
		REVISION LEVEL	SHEET 12


DESC FORM 193A **JUL 94**

9004708 0003455 Tl4 🖿

Device types 01, 02, 03, and 04 Case X 09 Ors 025 O_{vcc} O O O DZ8 020 GDH D14 017 D31 0 0 0 0 0 0 0 Ο О O Ħ 150 D16 vcc 013 D10 029 D26 024 018 027 O 0 0 DZ 030 GND HALT GND GND DSACKI BERR 0 GND O IPL2 CDIS AVEC H DSACKO GND GND O_{vcc} OBEN O,cc G ECS SIZI O FC1 0 0 О O FC2 51Z0 GND IPEND $\mathcal{O}_{\mathsf{cc}}$ O Ε ocs FCO 0 **V**CC О O 0 A3 VCC VCC O O A0 O A25 O A9 0 0 Ç О О O O GHD AZ9 AZI A17 A16 RESET CLOCK 0 0 0 읎 0 0 0 O BG A30 A27 A24 AZO A18 GND A15 A13 ALO GND 0 О 0 vcc BGACK A23 ALS GND A14 A11 A26 AZZ 10 11 12 13 1 2 3 5 6 7 9 FIGURE 2. Terminal connections. 5962-86032 SIZE STANDARD MICROCIRCUIT DRAWING A DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL SHEET 13 F DESC FORM 193A


JUL 94

- 9004708 0003456 950 **-**




DESC FORM 193A JUL 94


- 9004708 0003457 897 **-**



DESC FORM 193A JUL 94

= 9004708 0003458 723 ==





1. C_L = 50 P_F for \overline{ECS} and \overline{OCS} . 2. C_L = 130 P_F for all other (includes all parasitics). 3. R_L = 6.0 $k\Omega$. 4. R = 1.22 $k\Omega$ for A0-A31, D0-D31, BG, FC0-FC2, SIZ0-SIZ1. 5. R = 2 $k\Omega$ for \overline{ECS} and \overline{OCS} . 6. R = 740 Ω for AS, DS, R/W, \overline{RMC} , \overline{DBEN} , \overline{IPEND} .


FIGURE 4. Switching test circuit and waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86032
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 16

DESC FORM 193A **JUL 94**

9004708 0003459 66T **=**

Clock input AC timing diagram




NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage of 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.

FIGURE 4. Switching test circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-86032
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 17

DESC FORM 193A JUL 94

- 9004708 0003460 381 🖿




NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage of 2.0 volts. unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.

FIGURE 4. Switching test circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86032
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18

DESC FORM 193A JUL 94

■ 9004708 0003461 218 **■**




NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage of 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.

FIGURE 4. Switching test circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-86032
DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 19

DESC FORM 193A JUL 94

9004708 0003462 154 🗪




NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage of 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.

FIGURE 4. Switching test circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86032
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 20

DESC FORM 193A JUL 94

■ 9004708 0003463 **0**90 ■



LEGEND:

- A. Maximum output delay specification.
- B. Minimum output hold time.
- C. Minimum input set-up time specification.
- Minimum input hold time specification.
- Signal valid to signal valid specification (maximum or minimum).
- Signal valid to signal invalid specification (maximum or minimum).

NOTES:

- 1. This output timing is applicable to all parameters specified relative to the rising edge of the clock.
- This output timing is applicable to all parameters specified relative to the falling edge of the clock.
- This input timing is applicable to all parameters specified relative to the rising edge of the clock.
- This input timing is applicable to all parameters specified relative to the falling edge of the clock.
- This timing is applicable to all parameters specified relative to the assertion/negative of another signal.

FIGURE 4. Switching test circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86032
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 21

DESC FORM 193A **JUL 94**

9004708 0003464 T27 **=**

- 3.8 <u>Notification of change</u>. Notification of change to DESC-EC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. <u>Electrical test requirements</u>.

MIL-STD-883 test requirements	Subgroups (in accordance with method 5005, table I)
Interim electrical parameters (method 5004)	1, 7, 9
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8a, 9, 10, 11
Group A test requirements (method 5005)	1*, 2, 3, 4, 7, 8a, 9, 10, 11**
Groups C and D end-point electrical parameters (method 5005)	2, 7, 8a, 9, 10

* PDA applies to subgroup 1

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A. B. C. and D inspections. The following additional criteria shall apply.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86032
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 22

DESC FORM 193A JUL 94

- 9004708 0003465 963 **-**

^{**} Subgroup 11, if not tested, shall be guaranteed to the specified limits in table I.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN} measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample size of five devices with zero rejects shall be required.
- d. Subgroups 7 and 8 functional testing shall include verification of the instruction set. The instruction set forms a part of the vendors test tape and shall be maintained and available from the approved sources of supply.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) $T_A = +125$ °C, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein).

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMO's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.6 <u>Symbols, definitions, and functional descriptions</u>. The symbols, definitions and functional descriptions shall be as described in TABLE III.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86032
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 23

DESC FORM 193A JUL 94

9004708 0003466 8TT 🖿

TABLE III. Functional descriptions

FCO through FC2 functional code signals:

These three-state outputs identify the processor state (supervisor or user) and the address space of the bus cycle currently being executed as defined in table III.

Function code assignments.

FC2	FC1	FC0	Cycle type
0	0	0	(Undefined, reserved) $\underline{1}$ /
0	0	1	User data space
0	1	0	User program space
0	1	1	(Undefined, reserved) <u>1</u> /
1	0	0	(Undefined, reserved) $\underline{1}$ /
1	0	1	Supervisor data space
1	1	0	Supervisor program space
1	1	 1 	CPU space

Address space 3 is reserved for user definition, while 0 and 4 are reserved for future use by vendor.

By decoding the function codes, a memory system can utilize the full 4 gigabyte address range for several address spaces.

A0 through A31 address bus:

These three-state outputs provide the address for a bus transfer during all currently defined cycles except CPU-space references. During CPU-space references the address bus provides CPU related information. The address bus is capable of addressing 4 gigabytes (2^{32}) of data.

DO through D31 data bus:

These three-state, bidirectional signals provide the general purpose data path between the device and all other devices. The data bus can transmit and accept data using the dynamic bus sizing capabilities of the device.

SIZO, SIZ1 transfer size:

These three-state outputs are used in conjunction with the dynamic bus sizing capabilities of the device. The SIZO and SIZ1 outputs indicate the number of bytes of an operand remaining to be transferred during a given bus cycle.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86032
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 24

DESC FORM 193A JUL 94

9004708 0003467 736

ECS external cycle start:

This output is asserted during the first one-half clock of every bus cycle to provide the earliest indication that the device may be starting a bus cycle. The use of this signal must be validated later with address strobe, since the device may start an instruction fetch cycle and then abort it if the instruction word is found in the cache. The device drives only the address, size, and function code outputs (not address strobe) when it aborts a bus cycle due to cache hit.

OCS operand cycle start:

This output signal has the same timing as \overline{ECS} , except that it is asserted only during the first bus cycle of an operand transfer or instruction prefetch.

RMC read-modify-write cycle:

This three-state output signal provides an indication that the current bus operation is an indivisible read-modify-write cycle. This signal is asserted for the duration of the read-modify-write sequence. RMC should be used as a bus lock to insure integrity of instructions which use the read-modify-write operation.

AS address strobe:

This three-state output signal indicates that valid function code, address, size, and R/\overline{W} state information is on the bus.

DS data strobe:

In a read cycle, this three-state output indicates that the slave device should drive the data bus. In a write cycle, it indicates that the device has placed valid data on the data bus.

R/W read/write:

This three-state output signal defines the direction of a data transfer. A high level indicates a read from an external device, a low level indicates a write to an external device.

DBEN data buffer enable:

This three-state output provides an enable to external data buffers. This signal allows the R/\overline{W} signal to change without possible external buffer contention.

This pin is not necessary in all systems.

DSACKO, DSACK1 data transfer and size acknowledge:

These outputs indicate that a data transfer is complete and the port size of the external device (8, 16, or 32 bits). During a read cycle, when the processor recognizes $\overline{\text{DSACKx}}$, it latches the data and then terminates the bus cycle; during a write cycle, when the processor recognizes $\overline{\text{DSACKx}}$, the bus cycle is terminated.

CDIS cache disable:

This input signal dynamically disables the on-chip cache. The cache is disabled internally after the cache disable input is asserted and synchronized internally. The cache will be reenabled internally after the input negation has been synchronized internally.

IPLO, IPL1, IPL2 interrupt priority level:

These inputs indicate the encoded priority level of the device requesting an interrupt. Level seven is the highest priority and cannot be masked; level zero indicates that no interrupts are requested. The least significant bit is \overline{IPLO} and the most significant bit is \overline{IPLO} .

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-86032
DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 25

DESC FORM 193A JUL 94

9004708 0003468 672 **=**

IPEND interrupt pending:

This output indicates that the encoded interrupt priority level active on the $\overline{\text{IPLO-IPL2}}$ inputs is higher than the current level of the interrupt mask in the status register or that a nonmaskable interrupt has been recognized.

AVEC autovector:

The $\overline{\text{AVEC}}$ input is used to request internal generation of the vector number during an interrupt acknowledge cycle.

BR bus request:

This input is wire-ORed with all request signals from all potential bus masters and indicates that some device other than the device requires bus mastership.

BG bus grant:

This output signal indicates to potential bus masters that the device will release ownership of the bus when the current bus cycle is completed.

BGACK bus grant acknowledge:

This input indicates that some other device has become the bus master. This signal should not be asserted until the following conditions are met:

- (1) $\overline{\rm BG}$ (bus grant) has been received through the bus arbitration process,
- (2) \overline{AS} is negated, indicating that the device is not using the bus,
- (3) DSACKO and DSACKI are negated indicating that the previous external device is not using the bus, and
- (4) BGACK is negated, which indicates that no other device is still claiming bus mastership.

BGACK must remain asserted as long as any other device is bus master.

RESET reset:

This bidirectional open-drain signal is used as the systems reset signal. If $\overline{\text{RESET}}$ is asserted as an input, the processor will enter reset exception processing. As an output, the processor asserts $\overline{\text{RESET}}$ to reset external devices, but is not affected internally.

HALT halt:

The assertion of this bidirectional, open-drain signal stops all processor bus activity at the completion of the current bus cycle. When the processor has been halted using this input, all control signals will be placed in their inactive state, the R/\overline{W} , function code, and size signals, and the address bus remain driven with the previous bus cycle information. The \overline{RMC} signal will be driven inactive, if asserted. The data bus is three-stated.

When the processor has stopped executing instructions, due to a double bus fault condition, the $\overline{\text{HALT}}$ line is driven by the processor to indicate to external devices that the processor has stopped.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86032
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 26

DESC FORM 193A JUL 94

- 9004708 0003469 509 **-**

BERR bus error:

This input signal informs the processor that there has been a problem with the bus cycle currently being executed. These problems may be the result of:

- (1) Nonresponding devices,
- (2) Interrupt vector number acquisition failure,
- (3) Illegal accesses as determined by a memory management unit, or
- (4) Various other application dependent errors.

This bus error signal interacts with the halt signal to determine if the current bus cycle should be rerun or aborted with a bus error.

CLK clock:

The device clock input is a TTL-compatible signal that is internally buffered to develop internal clocks needed by the processor. The clock should not be gated off at any time and must conform to minimum and maximum period and pulse width times.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86032
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 27

DESC FORM 193A JUL 94

= 9004708 0003470 220 =

Signal summary					
Signal function	Signal name	Input/output	Active state	Three state	
Function codes	FCO-FC2	Output	High	Yes	
Address bus	A0-A31	Output	High	Yes	
Data bus	D0-D31	Input/output	High	Yes	
Size	SIZO-SIZ1	Output	High	Yes	
External cycle start	ECS	Output	Low	No	
Operand cycle start	OCS	Output	Low	No	
Read-modify-write cycle	RMC	Output	Low	Yes	
Address strobe	AS	Output	Low	Yes	
Data strobe	I DS	Output	Low	Yes	
Read/write	 R/₩	Output	High/low	Yes	
Data buffer enable	DBEN	Output	Low	Yes	
Data transfer and size acknowledge	DSACKO-DSACK1	Input	Low		
Cache disable	CDIS	Input	Low		
Interrupt priority level	IPLO-IPL2	Input	Low		
Interrupt pending	IPEND	Output	Low	No	
	AVEC	Input	Low		
Autovector Bus request	BR	Input	Low		
Bus request	BG	Output	Low	No	
Bus grant	BGACK	Input	Low		
Bus grant acknowledge	RESET	Input/output		<u>1</u> / No	
Reset				1/ No	
Halt	HALT	Input/output		NO	
Bus error	BERR	Input	Low		
Clock	CLK	Input			
Power supply	Vcc	Input			

$\underline{1}$ / Open drain.

Ground

Input

GND

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86032
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 28

DESC FORM 193A JUL 94

^{6.7} Approved sources of supply. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.