						REVISIONS																			
LTR						C	ESC	RIPT	ЮN									DATI	(YR-	MO-C	M)	A	PRO	WED	
LTR							DESC	RIPT	ON									DATT	E (YR-	MO-E	M)	A			
REV		—	T	T	r													Γ	<u> </u>	Γ	T				
SHEET	+	+	T	 				\vdash		Г	Г		-												
REV	十	十	t	T		Т																			
SHEET		丁	T	Ī																			L		Ш
REV STAT	us	Ĺ	REV															<u> </u>	_	_	<u> </u>	_	_	<u> </u>	igoplus
OF SHEE	rs		HEE	r	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		<u></u>	<u> </u>		<u> </u>	Щ
DR	ATI_ IWA	RY NG			CHE	CHECKED BY APPROVED BY APPROVED BY					-	MICROCIRCUITS, SYNCHRONOUS STA				DI G	ITAI MACI	110 4	15444 CMOS	• PR	OGR/	AMMA	BLE		
THIS DRAY FOR USE BY AND AC DEPARTM	ALL DENCIE	EPAF	TMEN THE	ITS		11 April 1989 REVISION LEVEL					-	A	SHE	(372	268		OF			- 8	95	46		

* U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60911

5962-E1278

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

		 		
1. SCOPE				
 Scope. This drawing describes deviwith 1.2.1 of MIL-STD-883, "Provisions for non-JAN devices". 	ice requirement the use of MI	s for class B r L-STD-883 in co	nicrocircui onjunction	ts in accordance with compliant
1.2 Part number. The complete part num	nber shall be a	s shown in the	following	example:
5962-89546 01		X 		X
1.2.1 <u>Device types</u> . The device types s	hall identify	the circuit fu	nction as f	ollows:
Device type Generic number	Circui	t function		Clock frequency
02 See 6.4 Pr	rogrammable syn rogrammable syn rogrammable syn	chronous state	machine	28 MHz 40 MHz 50 MHz
1.2.2 Case outlines. The case outlines as follows:	shall be as d	esignated in ap	opendix C o	f MIL-M-38510, and
Outline letter	Case	outline		
X See figure 1, (28 Y F-11 (28-lead, .7 3 C-4 (28-terminal,	3-lead, 1.490" /40" x .380" x .460" x .460"	x .310" x .200' .090"), flat pa x .100"), squa	'), dual-in ackage <u>1</u> / are chip ca	-line package $\frac{1}{}$
1.3 Absolute maximum ratings.				
Supply voltage DC voltage applied to outputs in hid DC input voltage Thermal resistance, junction-to-cas Case outlines Y and 3 Case outline X Maximum power dissipation (PD) 3/Maximum junction temperature (TJT) Lead temperature (soldering, 10 sec Storage temperature range Temperature under bias range	e (θ _{JC}):	0.5 V do 3.0 V do See MIL-N 26°C/W <u>2</u> - 1.0 W - +175°C - +260°C	to +7.0 V to +7.0 V 1-38510, ap 2/ +150°C	dc dc
1.4 Recommended operating conditions.				
Supply voltage (V_{CC}) High level input voltage (V_{IH}) Low level input voltage (V_{IL}) Case operating temperature range (T_{IL})		4.5 V dc - 2.2 V dc - 0.8 V dc 55°C to	to 5.5 V d minimum maximum +125°C	С
1/ Lid shall be transparent to permit ult 2/ When the thermal resistance for this c shall supersede the value indicated he 3/ Must withstand the added P _D due to sho	ase is specific rein.	ed in MIL-M-385	10, append	ix C, that value
STANDARDIZED	SIZE			
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	A	REVISION LEVE		-89546 SHEET
DAYTON, OHIO 45444				2

 \bigstar U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
 - 3. REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.2 Truth table. The truth table shall be as specified on figure 3.
- 3.2.2.1 Unprogrammed or erased devices. The truth table for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 3. When required in groups A, B, or C (see 4.3), the devices shall be programmed by the manufacturer prior to test. A minimum of 50 percent of the total number of cells shall be programmed or at least 25 percent of the total number of cells to any altered item drawing.
- 3.2.2.2 <u>Programmed devices</u>. The requirements for supplying programmed devices are not part of this drawing.
 - 3.2.3 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics shall be as specified in table I and apply over the full case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	2-89546	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	-	SHEET	3

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

	TABLE	I. Elec	trical pe	formance char	acteristics.	•			
Test	Symbol	 -5 4	Conditio 5°C < T _C	< +125°C	Group A subgroups			mits Max	 Uni
Output high voltage	I VOH	VCC =	4.5 V, I _{OI}	<pre>5.5 V se specified 1 = -2.0 mA</pre>	1,2,3	 All	2.4	<u> </u>	. v
		AIN =	VIH or VII	· -			<u> </u>		
Output low voltage	V _{OL}	VIN =	4.5 V, I _{OI} V _{IH} or V _{II}	= 8.0 mA	1,2,3	All	 	0.5	V
Input high voltage 2/	AIH	 			1,2,3	All	2.2		٧
Input low voltage <u>2</u> /	VIL	! !			1,2,3	A11		0.8	٧
Input leakage current	IIX	 AIN = :	5.5 V to 6	IND	1,2,3	A11	 -10 	+10	μА
Output leakage current	IOZ	V _{CC} = 1	5.5 V, I _{OL} 5.5 V and	T = O mA GND	1,2,3	A11	- 4 0	+40	μА
3/4/ Output short circuit current	105	V _{CC} = !	5.5 V, V _{OU}	T = 0.5 V	1,2,3	All	-30	-90	mA
Power supply current	Icc	ACC = 6	5.5 V, I _{OU}	T = 0 mA	1,2,3	All		150	mA
Input capacitance <u>4</u> /	CIN	VIN = 2 T _A = +2 (see 4.	2.0 V, V _{CC} 25°C, f = 3.1c)	= 5.0 V 1 MHz	4	All		7	рF
Output capacitance <u>4</u> /	C _{OUT}	V ₀ = 2. T _A = +2 (see 4.	0 V, VCC 5°C, f = 3.1c)	= 5.0 V 1 MHz	4	A11		8	pF
Input or feedback setup to input register clock	t _{IS}	V _{CC} = 4 See fig	.5 V ures 4 an	d 5	9,10,11	01	10		ns
Input register clock to output register clock	tos				9,10,11	02,03 01 02 03	5 35 25 20		ns
Output register clock to output	t _{CO}				9,10,11	01 02 03		25 20 15	ns
Input register hold time	t _{IH}				9,10,11	A11	5		ns
See footnotes at end of t	table.							•	
STANDARDIZ			SIZE				***		
MILITARY DRA		TER	Α	REVISIO	N I EVE	5962-8	9546 HEET		

U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904

TABL	E I. <u>El</u> e	ectrical p	performanc	e char	acteristics	- Con	tinued.			
Test	Symbol	-55 4.	Conditions °C < T _C < 5 V < V _{CC} otherwise	+125°(< 5.5	V sul		 Device types 	 Li: Min 	nits Max	
Input register clock to output enable 5/	tCEA	 V _{CC} = 4 See fig 	.5 V ures 4 and	1 5	9	,10,11	01 02 03		35 25 20	ns
Input register clock to output disable 4/5/	t _{CER}				9,	,10,11	01 02 03		35 25 20	ns
Pin 14 enable to output enable 5/	tpZX	 			9,	10,11	01 02 03		35 25 20	l ns
Pin 14 disable to output disable 4/ 5/	tpXZ				j 9,	10,11	01 02 02	İ	35 25 20	ns
Input or output clock width high 4/	 t _{WH}				9,	10,11	01 02 03	15		ns
Input or output clock width low 4/	 t _{WL} 				9,	10,11	01 02 03	15 10 8		ns
External clock period (t _{CO} + t _{IS}) input and output 4/ clock common	tp				9,	10,11	01	35		ns
Output data stable time from synchronous 4/6/clock input	t _{OH}				9,	10,11	All	3		ns
Output data stable time minus I/P 4/ 7/ register hold time	t _{OH} _				9,	10,11	All I	0		ns
External maximum frequency 4/8/(1/(t _{CO} + t _{IS}))	f _{MAX1}				 9, 	10,11	01	28.5 40.0		 MHz
Data path maximum frequency 4/9/ (1/(t _{WH} + t _{WL}))	f _{MAX2}				9,	10,11	01 02 03	33.3 50.0		MHz
Internal maximum frequency 4/10/	f _{MAX3}				9,	10,11	01 02 03	30.0 45.0 57.0		 MHz
See footnotes on next pa	ge.				•			, -, -, -,		
STANDARDI MILITARY DRA			SIZE A				5962-	89546		
DEFENSE ELECTRONICS S DAYTON, OHIO		NTER			REVISION LE	VEL.		SHEET	5	


★ U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

- 1/ AC tests are performed with input rise and fall times of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and the output load on figure 4, circuit A, unless otherwise specified.
- $\frac{2}{}$ These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- $\frac{3}{2}$ For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed one second. $V_{OUT} = 0.5 \text{ V}$ has been chosen to avoid test problems caused by tester ground degradation.
- $\frac{4}{}$ Tested initially and after any design or process changes that affect that parameter, and therefore shall be guaranteed to the limits specified in table I.
- Measured as the time after output register disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous high level has fallen to 0.5 V below V_{OH} minimum or a previous low level has risen to 0.5 V above V_{OL} maximum with the load in figure 4, circuit B. See figure 5 for enable and disable test waveforms.
- $\underline{6}/$ Measured as the time after output register clock input that the previous output data state remains stable on the output.
- This difference parameter guarantees that any output feedback to its own inputs externally or internally will satisfy the input register minumum input hold time. This parameter is guaranteed for a given individual device.
- 8/ This parameter guarantees the maximum frequency at which a state machine configuration with external feedback can operate.
- $\underline{9}/$ This parameter guarantees the maximum frequency at which an individual input or output register can be cycled.
- 10/ This parameter guarantees the maximum frequency at which a state machine configuration with only internal feedback can operate.
- 3.5 <u>Processing EPLDs</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.5.1 <u>Erasure of EPLDs</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4.
- 3.5.2 Programmability of EPLDs. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5.
- 3.5.3 <u>Verification of erasure or programmed EPLDs</u>. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.
- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 5962-89546 REVISION LEVEL SHEET 6

DESC FORM 193A SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904



± U. S. GOVERNMENT PRINTING OFFICE: 1988-549-904

	Inc	hes	, Mill: 	imeters	 		I	nc	hes	 Mill: 	imeters	
Symbol	 Min	 Max 	 Min 	 Max 	T Notes 	i Symbo 	ol Mi	n	 Max 	Min	Max	 Notes
A		.200	 	5.08		l e	1.1	00	BSC	2.5	4 BSC	5, 9
b	1.014	 .023 	0.36	0.58	8	L	1.1	25	.200	3.18	5.08	
b1	038	 .065 	 0.96 	1.65	2, 8	L1	1.1	50	 	3.81		
С	800.1	 .015	 0.20 	0.38	8	Q	1.0	15	 .060	 0.38 	1.52	3
D	 	 1.490	 	 37.89 	4	I S	 	_	1.100	 	2.54	6
D		1.490	 	37.89	4	S		-	.100		2.54	6
E	1.220	.310	5.59	7.87	4	S1	1.0	05	 	0.13		6
E1	.290	.320	7.37	8.13	7	i a	0	•	15°	o°	15°	

NOTES:

- Index area; a notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- 2. The minimum limit for dimension b1 may be .023 (0.58 mm) for leads number 1, 14, 15, and 28 only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun. 5. The basic pin spacing is .100 (2.54 mm) between centerlines. Each lead
- centerline shall be located within ±.010 (0.25 mm) of its exact longitudinal position relative to leads 1 and 28.
- 6. Applies to all four corners (leads number 1, 14, 15, and 28) shall apply.
- 7. Lead center when a is 0° . El shall be measured at the centerline of the leads.
- 8. All leads increase maximum limit by .003 (0.08 mm) measured at the center of the flat, when lead finish A or B is applied.
- 9. Twenty-six spaces.

FIGURE 1. Case X (28-pin, 1.490" x 0.310" x 0.200"), dual-in-line package - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 5962-89546 REVISION LEVEL SHEET 8

DESC FORM 193A SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

 Device types	All
 Case outlines	х, ү, з
 Terminal number	Terminal symbol
2 3 4	CLK CK1 Io/CK2 I1 I2 I3 I4 VSS I5 I6 I7 I8 I9 OE/I10 I/011 I/010 I/09 I/08 I/07 I/06 GND GND I/05 I/04 I/03 I/02 I/00

FIGURE 2. Terminal connections.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-89546

REVISION LEVEL
SHEET
9


DESC FORM 193A SEP 87

⇒ U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904

j i													Truti	h table	•									
 		I	npu	t p	ins	,							 		0u	tput p	pins							
CLK	CK1	I/CK2	111	112	113	14	15	16	I 7	18	Ιg	0E/I	1/011	1/010	1/09	1/0 ₈	I/07	1/06	1/05	1/04	1/03	1/02	1/01] 1/0 ₍
X	i IX	X	l X	I X	I X	X	l X	X	X	X	Х	х	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z

- Z = High impedance.
 X = Don't care.

FIGURE 3. Truth table (unprogrammed).




NOTES: Circuit A for all parameters except t_{CEA} , t_{CER} , t_{PZX} and t_{PXZ} . Circuit B for t_{CEA} , t_{CER} , t_{PZX} and t_{PXZ} .

FIGURE 4. Output load circuit.

STANDARDIZED MILITARY DRAWING	SIZE A		59	62- 89546	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	-	SHEET	10

DESC FORM 193A SEP 87



★ U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

- 3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-SID-883 (see 3.1 herein).
- 3.9 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test (method 1015 of MIL-STD-883).
 - (1) Test condition D or E using the circuit submitted with the certificate of compliance (see $3.5\ herein$).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
 - c. A data retention stress test shall be included as part of the screening procedure and shall consist of the following steps:

Margin test method . 4/

- (1) Program a minimum of 50 percent of the total number of cells, including the slowest programming cell.
- (2) Bake, unbiased, for 72 hours at $+140^{\circ}$ C or for 48 hours at $+150^{\circ}$ C or for 8 hours at $+200^{\circ}$ C or for 2 hours at $+300^{\circ}$ C for unassembled devices only.
- (3) Perform margin test using $V_m = +5.7 \text{ V}$ at $+25^{\circ}\text{C}$ using loose timing (i.e., $t_{ACC} = 1 \mu s$).
- (4) Perform dynamic burn-in (see 4.2a).
- (5) Perform margin test using $V_m = +5.7 \text{ V}$ at $+25^{\circ}\text{C}$ using loose timing (i.e., $t_{ACC} = 1 \mu s$).
- (6) Perform electrical tests (see 4.2b).
- (7) Erase (see 3.5.1). Devices may be submitted for groups A, B, C, and D testing.
- (8) Verify erasure (see 3.5.3).

4/ Steps 1 through 3 may be performed at the wafer level. The maximum storage temperature shall not exceed +200°C for packaged devices or +300°C for unassembled devices.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-89546

REVISION LEVEL
SHEET
12

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for the initial qualification and after process or design changes which may affect capacitance. Sample size is fifteen devices with no failures, and all input and output terminals tested.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition D or E using the circuit submitted with the certificate of compliance (see $3.5\ \text{herein}$).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements. 1/2/3/4/

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters	1
(pre burn-in) (method 5004)	
Final electrical test parameters	1*,2,3,7*,8,9
(method 5004) for programmed	
devices	
Group A test requirements	1,2,3,4**,7,
(method 5005)	8,9,10,11
Groups C and D end-point electrical parameters (method 5005)	2,3,7,8

^{1/} * indicates PDA applies to subgroups 1 and 7.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-89546

REVISION LEVEL
SHEET
13

DESC FORM 193A SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904

Any or all subgroups may be combined when using high-speed testers.

^{3/ **} see 4.3.1c.

^{4/} Subgroups 7 and 8 shall consist of verifying the data pattern.

- 4.4 Erasing procedure. The recommended erasure procedure for the device is exposure to shortwave ultraviolet light which has a wavelength of 2537 angstroms (Å). The intergrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of twentyfive Ws/cm². The erasure time with this dosage is approximately 35 minutes using a ultraviolet lamp with a 12000 μ W/cm² power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum intergrated dose the device can be exposed to without damage is 7258 Ws/cm² (1 week at 12,000 μ W/cm²). Exposure of the device to high intensity UV light for long periods may cause permanent damage.
- 4.5 Programming procedures. The programming procedures shall be as specified by the device manufacturer.
- 4.6 Electrostatic discharge sensitivity (ESDS). Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-STD-883, method 3015 and MIL-M-38510 for initial testing and after any design or process changes which may affect input or output protection circuitry. The option to categorize devices as ESD sensitive without performing the test is not allowed. Only those device types that pass ESDS testing at 1000 volts or greater shall be considered as conforming to the requirements of this drawing.
 - 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
 - 6. NOTES
- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	-89546	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET 14	

SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

6.4 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor similar part number 1/	Replacement military specification part number
5962-8954601XX	65786	 CY7C330-28WMB	
5962-8954601YX	65786	 CY7C330-28TMB	ļ
5962-89546013X	65786	 CY7C330-28QMB	1
5962-8954602XX	65786	CY7C330-40WMB	
5962-8954602YX	65786	 CY7C330-40TMB	
5962-89546023X	65786	T CY7C330-40QMB	
5962-8954603XX	65786	 CY7C330-50WMB	
5962-8954603YX	65786	 CY7C330-50TMB	
5962-89546033X	65786	CY7C330-50QMB	

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

65786

Vendor name and address

Cypress Semiconductor Corporation 3901 North First Street San Jose, CA 95134

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

DESC FORM 193A SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904