

Programmable Peripheral ZPSD4XX Family Field-Programmable Microcontroller Peripherals

Key Features Complete family of Field Programmable Microcontroller Peripherals enables the user to efficiently implement a highly integrated embedded control system in a short time. The ZPSD4XX family has a variety of functions such as ZPLDs , I/O Ports, Power

Management, EPROM and SRAM.

- □ "No Glue-Logic" user programmable interface to 8 or 16 bit microcontroller multiplexed and non-multiplexed bus. The bus control logic can directly decode control signals generated by 8031, 80196, 80186, 68HC11, 68HC16, 683XX, 16000, Z80, and Z8 architecture. Extended address capability up to 24 bits of address.
- ❑ A range of ZPLD (Zero Power PLD) architectures have up to 24 macrocells, 59 inputs and 126 output product terms. The ZPSD4XX includes 2 functional ZPLDs which enable the user to efficiently implement a variety of state machines, logic functions, address decoding and control of the internal ZPSD4XX functional blocks.
- □ The ZPLDs use a Zero Power CMOS technology that reduces the device standby current to 5 uA typical. Unused product terms are disabled to reduce operating power.
- 40 I/O Ports that can be individually configured by the user as standard MCU I/O ports, PLD I/O, latched address outputs and special function I/O. Two eight bit I/O ports can be configured as Open Drain Outputs.
- ❑ The ZPSD4XX family contains EPROM densities of 256 Kbit, 512 Kbit and 1 Mbit that can be configured as 8 or 16 bit data width. The EPROM is divided into 4 equal blocks that can be mapped to different address spaces. Access time is 70 ns which includes address latching and decoding PLD. The EPROM has a low power mode that is controlled by the CMiser-Bit.
- ❑ The ZPSD4XX family contains a 16 Kbit scratch pad SRAM that can be configured as 8 or 16 bit data width. Access time is 70 ns which includes address latching and decoding PLD. The SRAM can be used as standby storage if standby power is supplied to the Vstdby pin. Switching between V_{CC} and Vstdby occurs automatically.
- □ Page Logic is connected to the ZPLDs and enables address space expansion of Microcontrollers with limited address space capability. Up to 16 pages are available.
- □ A security bit prevents reading the ZPSD4XX configuration, ZPLD and EPROM contents. This inhibits copying the device on a programmer.
- Port A can be used as a buffered microcontroller data bus (Peripheral I/O Mode) of the microcontroller bus. This provides easy access to sub-systems that require more drive on the data bus or accessing a resource that is shared by another MCU or DMA Controller.

ZPSD4XX Family

Key Features (Cont.)	ZPSD4XX standard versions are ideal for general purpose applications				
	 ZPSD4XXV versions (2.7.0 to 5.5 volt operation) are excellent for very low power applications ZPSD4XXM mask-programmable versions are ideal for code-stable, high-volume low cost applications. 				
	Package choices include 68 pin plastic (J) and ceramic (L) chip carriers.				
	□ The ZPSD4XX family is supported with PC based PSDsoft [™] MS-Windows [®] compatible development tools. Offering ABEL [®] as a design entry method (PSDabel [™]), an efficient Fitter, Address Translator, MagicPro [®] programmer and a full chip simulator (SILOS III [™] from SIMUCAD [™]) (PSDsim [™]) are included.				
	ZPSD	Portable and battery powered systems have recently become major embedded control			
Background	application segments. As a result, the demand for electronic components having extremely low power consumption has increased dramatically. Recognizing this peed, WSL lnc, has				

application segments. As a result, the demand for electronic components having extremely low power consumption has increased dramatically. Recognizing this need, WSI, Inc. has developed a new ZPSD (Zero Power PSD) technology. ZPSD products virtually eliminate the DC component of power consumption reducing it to standby levels. Eliminating the DC component is the basis for the words "Zero Power" in the ZPSD name. ZPSD products also minimize the AC power component when the chip is changing states. The result is a programmable microcontroller peripheral family that replaces at least six discrete circuit functions while drawing much less power than a single EPROM. Integrated Power Management™ Operation Upon each address or logic input change to the ZPSD, the device powers up from low power standby for a short time. Then the ZPSD consumes only the necessary power to deliver new logic or memory data to its outputs as a response to the input change. After the new outputs are stable, the ZPSD latches them and automatically reverts back to standby mode. The I_{CC} current flowing during standby mode and during DC operation is identical and is only a few microamperes.


The ZPSD automatically reduces its DC current drain to these low levels and does not require controlling by the CSI (Chip Select) input. Disabling the CSI pin unconditionally forces the ZPSD to standby mode independent of other input transitions.

The only significant power consumption in the ZPSD occurs during AC operation.

The ZPSD contains the first architecture to apply zero power techniques to memory circuit blocks as well as logic.

Figure 1 compares ZPSD zero power operation to the operation of a discrete solution. A standard microcontroller (MCU) bus cycle usually starts with an ALE (or AS) pulse and the generation of an address. The ZPSD detects the address transition and powers up for a short time. The ZPSD then latches the outputs of the PAD, EPROM and SRAM to the new values. After finishing these operations, the ZPSD shuts off its internal power, entering standby mode. The time taken for the entire cycle is less than the ZPSD's "access time."

The ZPSD will stay in standby mode if the address does not change between bus cycles (for example, looping on a single address or a Halt operation). In an alternate system implementation using discrete EPROM, SRAM and other discrete components, the system will consume operating power during the entire bus cycle. This is because the chip select inputs on the memory devices are usually active throughout the entire cycle. The AC power consumption of the ZPSD may be calculated using the ALE frequency.



General Description The ZPSD4XX series of Field Programmable Microcontroller Peripherals represent a major advance in the evolution of Programmable Peripherals. They combine an innovative architecture with state of the art technology to provide user programmability (logic, functions, memory), flexibility, high integration, optimum performance, and low power . For example, the PSD413A2 can implement a full peripheral subsystem and has the following features:

- □ Two ZPLDs with a total of 59 inputs, 126 product terms outputs, 24 macrocells and 24 I/O pins.
- □ 40 individually programmable I/O pins that are divided into 5 Ports.
- □ 4-Bit Page Register for external memory addressing
- □ 1 Mbit EPROM consisting of four 256 Kbit blocks.
- □ 16 Kbit of standby SRAM that can automatically switch into standby mode.
- Dever management unit with automatic standby and sleep modes.
- Security mode.

Figure 2 is a top level block diagram of the ZPSD4XX. Refer to Table 1 and other sections for details on functionality, DC/AC specifications, packages and ordering information.

At the core of the ZPSD4XX are ZPLDs dedicated to the functions they perform:

- Decoding ZPLD (DPLD)
- General Purpose ZPLD (GPLD)

Both ZPLDs receive the same inputs through the ZPLD bus and are differentiated by their output destinations. The Decoder PLD (DPLD) has as its main function to perform address space decoding for the internal I/O Ports, four blocks of EPROM, standby SRAM and peripheral mode of Port A. The address decoding can be based on any address input, control signal (RD, PSEN, etc.) and page logic. Address inputs originate from either the microcontroller interface (ADIO Port) or other I/O Ports for additional decoding. The DPLD also supports special requirements of 8031 architecture based designs that need to store data in the EPROM or execute programs from the SRAM.


The general purpose PLD (GPLD) is a general purpose ZPLD that can be used to implement state machines and logic . The GPLD has up to 59 inputs, 118 product terms, 24 flexible macrocells and 24 I/O pins that are connected to Ports A, B and E. The GPLD can also decode the microcontroller address bus and generate chip selects to external peripherals or memories.

The ZPLDs are designed to consume minimum power using Zero Power design techniques. A configuration bit (Turbo bit), that can be set by the MCU, will automatically place the ZPLDs into standby if no inputs are changing. Any unused product terms will be turned off during programming and will not consume any power in the system.

The ZPSD4XX has 40 I/O pins that are divided into 5 ports. Each I/O pin can be individually configured to provide many functions. Ports A, B and E have the capability to be configured as standard MCU I/O ports, GPLD I/O, or latched address outputs for multiplexed address/data controllers. Ports C and D are standard I/O ports that can also be configured as ZPLD inputs or as a data bus for microcontrollers with a non-multiplexed bus.

The ZPSD4XX can easily interface with no "glue-logic" to a variety of 8 and 16-bit microcontrollers with a multiplexed or non-multiplexed bus. All of the control signals are connected to the two ZPLDs enabling the user to generate timing and decoding signals for external peripherals. For controllers that do not have a Reset output, the ZPSD4XX can generate a RESET output based on its RESET input. This input includes hysteresis.





General Description (Cont.)

The ZPSD4XX contains EPROM and scratchpad SRAM. The EPROM densities are 256 Kbit, 512 Kbit and 1 Mbit and are divided into four blocks. Each block can be located in a different address location. The access time of the EPROM includes the address latching and DPLD decoding. The 16 Kbit Standby SRAM may be used as an extension of the microcontroller SRAM and also to store backup information that is necessary after a system power down. Backup power to the SRAM is supplied by the Vstdby pin. Switching between V_{CC} and Vstdby occurs automatically when V_{CC} power is removed.

A four bit Page Register enables easy access to the I/O Section, EPROM and SRAM for microcontrollers with limited address space . The Page Register outputs are connected to all ZPLDs and can be used to page external devices as well as the internal ZPSD4XX functional units.

A Power Management Unit (PMU) in the ZPSD4XX enables the user to control the power consumption on selected functional blocks based on system requirements. For microcontrollers that do not generate a Chip Select input (CSI) to the peripheral device, the PMU includes an Automatic Power Down unit (APD) that will turn off the ZPSD4XX (into standby or sleep mode) based on inactivity of the ALE. The polarity of ALE inactivity can be defined by the user. In addition to standby mode, the ZPSD4XX includes a SLEEP mode that will reduce the power consumption to 1 μ A.

The ZPSD4XX family is supported by the WSI-PSD Development System (PSDsoft, see Figure 3) which runs under MS-Windows on the PC. Design entry is done using PSDabel which creates a minimized logic implementation. PSDabel also provides logic simulation of the ZPLD. The ZPSD4XX desired configuration is entered using a simple Windows based menu. The PSDcompiler, which consists of a Fitter and Address Translator, generates an object file from the PSDabel and MCU code files. The object file can be down loaded to a programmer (MagicPro[®], Data I/O or other third party) or to PSDsim (Silos III Logic simulator) providing full chip simulation.

The ZPSD4XX standard versions include up to 1 Mb of EPROM, 16 Kbit SRAM, Decode PLD (DPLD), General Purpose PLD (GPLD), and five 8-bit I/O Ports. They are ideal for general purpose embedded systems applications.

The ZPSD4XXV low-voltage, low-power versions operate down to 2.7 volts and feature Sleep Mode current of only 1 microamp (typical).


The ZPSD4XXM mask-programmable versions deliver the lowest cost ZPSD4XX solution. See the Masked-PSD Ordering Information chapter in this databook for the mask-programmable ZPSD4XXM ordering procedure.

References in this document to ZPSD4XX versions are generic and also specifically include any "non-V" products (ZPSD4XX, ZPSD4XXM, and ZPSD4XXRM).

References to ZPSD4XXV versions include ZPSD4XXV and ZPSD4XXVM products.

References to ZPSD4XXM versions include ZPSD4XXM and ZPSD4XXVM products.







ZPSD4XX Family

There are 12 unique devices in the PSD4XX family. The part classifications are based on ZPLD configuration and size, EPROM size, and data bus width. The features of each part are listed in Table 1.

Table 1.
ZPSD4XX
Product
Matrix

Part	Pue	DPLD + GPLD			1/0			CDAM
Pan #	Bus Bit	Inputs	Product Terms	Registered Macrocells	I/O Pins	PMU	EPROM K Bit	SRAM K Bit
401A1	x8/x16	37	113	8	40	Yes	256	16
411A1	x8	37	113	8	40	Yes	256	16
402A1	x8/x16	37	113	8	40	Yes	512	16
412A1	x8	37	113	8	40	Yes	512	16
403A1	x8/x16	37	113	8	40	Yes	1024	16
413A1	x8	37	113	8	40	Yes	1024	16
401A2	x8/x16	59	126	24	40	Yes	256	16
411A2	x8	59	126	24	40	Yes	256	16
402A2	x8/x16	59	126	24	40	Yes	512	16
412A2	x8	59	126	24	40	Yes	512	16
403A2	x8/x16	59	126	24	40	Yes	1024	16
413A2	x8	59	126	24	40	Yes	1024	16

NOTE: PMU = Power Management Unit.

Table 2. ZPSD4XX Pin Descriptions

The following table describes the pin names and pin functions of the ZPSD4XX. Pins that have multiple names and/or functions are defined by user configuration.

Pin Name	Pin Function	Туре	Function Descriptions
ADIO0 – ADIO15	Address/data bus	I/O	 Address/data bus, multiplexed bus mode Address bus, non-multiplexed bus mode
RD	Multiple Names 1. Read 2. <u>E</u> 3. <u>DS</u> 4. LDS	I	Multiple functions 1. Read signal 2. E signal (Clock) 3. Data strobe signal 4. Low byte data strobe
WR	Multiple Names 1. WR 2. <u>R/W</u> 3. WRL	I	Multiple functions 1. Write signal 2. Read-write signal 3. Low byte write signal
CSI	Chip Select Input	I	Active low, select ZPSD4XX standby mode if high.
RESET	Reset Input	I	Reset I/O ports, ZPLD/macrocells, and Configuration Registers. Active low.
CLKIN	Input clock	I	Clock input to ZPLD macrocells, ZPLD Array and APD counter. Connect to ground if Clock Input not used.
PA0 - PA7	I/O Port A	I/O	 Multiple functions 1. I/O port 2. ZPLD/macrocell I/O port 3. Latched address outputs (PA0 – PA7) → (A0 – A7) 4. High address inputs (A16 – A23)
PB0 – PB7	I/O Port B	I/O	 Multiple functions 1. I/O port 2. ZPLD/macrocell I/O port 3. Latched address outputs (PB0–PB7) → (A0–A7) or (A8–A15)
PC0 – PC7	I/O Port C	I/O CMOS or OD	 Multiple functions 1. I/O port 2. ZPLD input port* 3. Latched address outputs (PC0 – PC7) → (A0–A7) 4. Data Port (D0 – D7, non-multiplexed bus)
PD0 – PD7	I/O Port D	I/O CMOS or OD	Multiple functions 1. I/O port 2. ZPLD input port* 3. Latched address outputs (PD0-PD7) \rightarrow (A0-A7) or (A8-A15) 4. Data Port (D8-D15, non-multiplexed bus)

*Available only in ZPSD4XXA2 Series.

Table 2. ZPSD4XX Pin Descriptions (Cont.)


Pin Name	Pin Function	Туре	Function Descriptions
PEO	Port PE, pin 0 1. BHE 2. PSEN 3. WRH 4. UDS 5. SIZO 6. PE0 7. PE0 8. PE0	I/O	Multiple functions 1. High byte enable, 16 bit data 2. Read program memory, 8031 signal 3. Write high data byte 4. Upper Data Strobe 5. Byte enable, 68300 signal 6. I/O pin 7. ZPLD I/O pin 8. Latched Address Out – A0
PE1	Port PE, pin 1 1. ALE 2. PE1 3. PE1 4. PE1	I/O	Multiple functions 1. Address strobe 2. I/O pin 3. ZPLD I/O pin 4. Latched Address Out – A1
PE2	Port PE, pin 2 1. PE2 2. PE2 3. PE2	I/O	Multiple functions 1. I/O pin 2. ZPLD I/O pin* 3. Latched Address Out – A2
PE3	Port PE, pin 3 1. PE3 2. PE3 3. PE3	I/O	Multiple functions 1. I/O pin 2. ZPLD I/O pin* 3. Latched Address Out – A3
PE4	Port PE, pin 4 1. PE4 2. PE4 3. PE4	I/O	Multiple functions 1. I/O pin 2. ZPLD I/O pin* 3. Latched Address Out – A4
PE5	Port PE, pin 5 1. PE5 2. PE5 3. PE5	I/O	Multiple functions 1. I/O pin 2. ZPLD I/O pin* 3. Latched Address Out – A5
PE6	Port PE, pin 6 1. PE6 2. PE6 3. PE6	I/O	Multiple functions 1. I/O pin 2. ZPLD I/O pin* 3. Latched Address Out – A6
PE7	Port PE, pin 7 1. APD CLK 2. PE7 3. PE7 4. PE7	I/O	Multiple functions 1. Automatic Power Down Clock Input 2. I/O pin 3. ZPLD I/O pin* 4. Latched Address Out – A7
Vstdby	Vstdby	I	SRAM power pin for standby operation (battery backup)
V _{CC}	V _{CC}	I	V _{CC} power pin
GND	GND	I	Ground pin

*Available only in ZPSD4XXA2 series.

The ZPSD4XX Architecture	 ZPSD4XX consists of five major functional blocks: ZPLD Block Bus Interface I/O Ports Memory Block Power Management Unit The functions of each block are described in the following sections. Many of the blocks perform multiple functions, and are user configurable. The chip configurations are specified by the user in the PSDsoft Development Software. Other configurations are specified by setting up the appropriate bits in the configuration registers during run time.				
The ZPLD Block	The ZPSD4XX series devices provide two ZPLD configurations. The ZPLD in the ZPSD4XXA1 devices has 8 registered macrocells, 8 combinatorial macrocells, and up to 113 product terms.				
	The ZPSD4XXA2 has a full function ZPLD with 24 registered macrocells and up to 126 product terms.				
The ZPSD4XXA1 ZPLD Block	Key Features 2 Embedded ZPLD devices 8 registered and 8 combinatorial macrocells Combinatorial/registered outputs Maximum 113 product terms Programmable output polarity User configured register clear/preset User configured register clock input 37 Inputs Power Saving Mode UV-Erasable				
	 General Description The ZPLD block has 2 embedded PLD devices: DPLD The Address Decoding PLD, generating select signals to internal I/O or memory blocks. GPLD The General Purpose PLD provides 8 registered and combinatorial programmable macrocells for general or complex logic implementation; dedicated to user application. Figure 4 shows the architecture of the ZPLD. The PLD devices all share the same input bus. The true or complement of the 37 input signals are fed to the programmable 				

bus. The true or complement of the 37 input signals are fed to the programmable AND-ARRAY. Names and sources of the input signals are shown in Table 3. The PB signals, depending on user configuration, can either be macrocell feedbacks or inputs from Port B.





US

Table 3. ZPLD Input Signals

Signal Name	From
PA0 - PA7	Port A inputs or Macrocell PA feedback
PB0 – PB7	Port B inputs or Macrocell PB feedback
PE0 – PE1	Port E inputs (signals ALE, PSEN/BHE)
PGR0 – PGR3	Page Mode Register
A8 – A15, A0, A1	MCU Address Lines
RD/E/DS	MCU bus signal
WR/R_W	MCU bus signal
CLKIN	Input Clock
RESET	Reset input
CSI	CSI input (ORed with power down from PMU)

The DPLD

The DPLD is used for internal address decoding generating the following eight chip select signals:

🖵 ESO Ð ES3

EPROM selects, block 0 to block 3

🗆 RSO

SRAM block select

CSIOP

I/O Decoder chip select

Description PSEL0 Description PSEL0 Description

Peripheral I/O mode select signals

The I/O Decoder enabled by the CSIOP generates chip selects for on-chip registers or I/O ports based on address inputs A[7:0].

As shown in Figure 5, the DPLD consists of a large programmable AND ARRAY. There are a total of 37 inputs and 8 outputs. Each output consists of a single product term. Although the user can generate select signals from any of the inputs, the select signals are typically a function of the address and Page Register inputs. The select signals are defined by the user in the ABEL file (PSDabel).

The address line inputs to the DPLD include A0, A1 and A8 – A15. If more address lines are needed, the user can bring in the lines through Port A to the DPLD.



ZPSD4XXA1 ZPLD Block

(Cont.)

The GPLD

The structure of the General Purpose PLD consists of a programmable AND ARRAY and 2 sets of I/O Macrocells. The ARRAY has 37 input signals, same as the DPLD. From these inputs, "ANDed" functions are generated as product term inputs to the macrocells. The I/O Macrocell sets are named after the I/O Ports they are linked to, e.g., the macrocells connected to Port B are named PB Macrocells. The PB macrocells are registered macrocells with D-type flip-flops, where PA consists of combinatorial macrocells.

PA Macrocell Structure

Figure 6 shows the PA Macrocell block, which consists of 8 identical combinatorial macrocells. Each macrocell output can be connected to its own I/O pin on Port A. There is one user programmable global product term that is output from the GPLD's AND ARRAY which is shared by all the macrocells in Port A:

D PA.OE

Enable or tri-state Port A output pins

The circuit of a PA Macrocell is shown in Figure 7. There are 4 product terms from the GPLD's AND ARRAY as inputs to the macrocell. Users can select the polarity of the output, and configure the macrocell to operate as:

GPLD Input

Use Port A pin as dedicated input

GPLD Output

Use Port A pin as dedicated output





Figure 6. PA Macrocell Block Diagram

ZPSD4XXA1 ZPLD Block (Cont.)




US

Figure 7. PA Macrocell

ZPSD4XXA1 ZPLD Block





Wf

5-17

Port B Macrocell Structure

Figure 8 shows the PB Macrocell block, which consists of 8 identical macrocells. Each macrocell output can be connected to its own I/O pin on Port B. The two inputs, CLKIN and MACRO-RST, are used as clock and clear inputs to all the macrocells. The CLKIN comes directly from the CLKIN input pin. The MACRO-RST is the same as the Reset input pin except it is user configurable.

The circuit of a PB Macrocell is shown in Figure 9. There are 10 product terms from the GPLDs AND ARRAY as inputs to the macrocell. Users can select the polarity of the output, and configure the macrocell to operate as:

Registered Output

Select output from D flip flop.

- Combinatorial Output Select output from OR gate.
- GPLD Input Use Port B pin as dedicated input.
- GPLD Output Use Port B pin as dedicated output.
- GPLD I/O

Use Port B pin as bidirectional pin.

□ Macrocell Feedback

Register feedback for state machine implementations or expander feedback from the combinatorial output, to possibly expand the number of product terms available to another macrocell.

In case of "Buried Feedback", where the output of the macrocell is not connected to a Port B pin, Port B can be configured to perform other user defined I/O functions.

Each D flip flop in the macrocells has its own dedicated asynchronous clear, preset and clock input. The signals are defined as follow:

PRESET

Active only if defined by a product term (PBi.PR)

Two selectable inputs: Reset input and/or user defined product term (PBi.RE)

Two selectable inputs – CLKIN input or user defined product term (PBi.CLK). The macrocell is operated in Synchronous Mode if the clock input is CLKIN, and is in Asynchronous Mode if the clock is a product-term clock defined by the user.

Figure 10 shows the input/output path of a PB macrocell to the Port pin with which it is associated. If the Port pin is specified as a PB output pin in the PSDsoft, the MUX in the I/O Port Cell selects the PB Macrocell as an output of the Port pin. The output enable signal to the buffer in the I/O cell can be controlled by a product term from the AND Array.

If the Port pin is specified as a ZPLD input pin, the MUX in the PB Macrocell selects the Port input signal to be one of the 61 signals in the ZPLD Input Bus.

The ZPLD Power Management

The ZPLD implements a Zero Power Mode, which provides considerable power savings for low to medium frequency operations. To enable this feature, the ZPLD Turbo bit in the Power Management Mode Register 0 (PMMR0) has to be turned off.

If none of the inputs to the ZPLD are switching for a time period of 90ns, the ZPLD puts itself into Zero Power Mode and the current consumption is minimal. The ZPLD will resume normal operation as soon as one or more of the inputs change state.

Two other features of the ZPLD provide additional power savings:


1. Clock Disable:

Users can disable the clock input to the ZPLD and/or macrocells,thereby reducing AC power consumption.


2. Product Term Disable:

Unused product terms in the ZPLD are disabled by the PSDsoft Software automatically for further power savings.

The ZPLD power configuration is described in the Power Management Unit section.




Wf



5-21





The ZPSD4XXA2 ZPLD Block

Key Features

- 2 Embedded ZPLD devices
- 24 macrocells
- □ Combinatorial/registered outputs
- □ Maximum 126 product terms
- Programmable output polarity
- □ User configured register clear/preset
- User configured register clock input
- 59 Inputs
- □ Accessible via 24 I/O pins
- Power Saving Mode
- UV-Erasable

General Description

The ZPLD block has 2 embedded PLD devices:

🖵 DPLD


The Address Decoding PLD, generating select signals to internal I/O or memory blocks.

🖵 GPLD

The General Purpose PLD provides 24 programmable macrocells for general or complex logic implementation; dedicated to user application.

Figure 11 shows the architecture of the ZPLD. The PLD devices all share the same input bus. The true or complement of the 59 input signals are fed to the programmable AND-ARRAY. Names and source of the input signals are shown in Table 4. The PA, PB, PE signals, depending on user configuration, can either be macrocell feedbacks or inputs from Port A, B or E.





WS

Table 4. ZPLD Input Signals

Signal Name	From
PA0 - PA7	Port A inputs or Macrocell PA feedback
PB0 – PB7	Port B inputs or Macrocell PB feedback
PE0 – PE7	Port E inputs or Macrocell PE feedback
PC0 – PC7	Port C inputs
PD0 – PD7	Port D inputs
PGR0 – PGR3	Page Mode Register
A8 – A15, A0, A1	MCU Address Lines
RD/E/DS	MCU bus signal
WR/R_W	MCU bus signal
CLKIN	Input Clock
RESET	Reset input
CSI	CSI input (ORed with power down from PMU)

The DPLD

The DPLD is used for internal address decoding generating the following eight chip select signals:

🖵 ESO Ð ES3

EPROM selects, block 0 to block 3

🗆 RS0

SRAM block select

CSIOP

I/O Decoder chip select

Description PSEL1


Peripheral I/O mode select signals

The I/O Decoder enabled by the CSIOP generates chip selects for on-chip registers or I/O ports based on address inputs A[7:0].

As shown in Figure 12, the DPLD consists of a large programmable AND ARRAY. There are a total of 59 inputs and 8 outputs. Each output consists of a single product term. Although the user can generate select signals from any of the inputs, the select signals are typically a function of the address and Page Register inputs. The select signals are defined by the user in the ABEL file (PSDabel).

The address line inputs to the DPLD include A0, A1 and A8 – A15. If more address lines are needed, the user can bring in the lines through Port A to the DPLD.

ZPSD4XX Family



WS

The GPLD

The structure of the General Purpose PLD consists of a programmable AND ARRAY and 3 sets of I/O Macrocells. The ARRAY has 59 input signals, same as the DPLD. From these inputs, "ANDed" functions are generated as product term inputs to the macrocells. The I/O Macrocell sets are named after the I/O Ports they are linked to, e.g., the macrocells connected to Port A are named PA Macrocells. The 3 sets of macrocells, PA, PB and PE, are similar in structure and function.

Figure 13 shows the output/input path of a GPLD macrocell to the Port pin with which it is associated. If the Port pin is specified as a GPLD output pin in PSDsoft, the MUX in the I/O Port Cell selects the GPLD macrocell as an output of the Port pin. The output enable signal to the buffer in the I/O cell can be controlled by a product term from the AND ARRAY.

If the Port pin is specified as a ZPLD input pin, the MUX in the GPLD macrocell selects the Port input signal to be one of the 61 signals in the ZPLD Input Bus.

Port A Macrocell Structure

Figure 14 shows the PA Macrocell block, which consists of 8 identical macrocells. Each macrocell output can be connected to its own I/O pin on Port A. There are 3 user programmable global product terms output from the GPLD's AND ARRAY which are shared by all the macrocells in Port A:

DA.OE

Enable or tri-state Port A output pins

🖵 pa.pr

Preset D flip flop in the macrocells

PA.RE

Reset/Clear D flip flop in the macrocells

Two other inputs, CLKIN and MACRO-RST, are used as clock and clear inputs to the D flip flop. The CLKIN comes directly from the CLKIN input pin. The MACRO-RST is the same as the Reset input pin except it is user configurable.

The circuit of a PA Macrocell is shown in Figure 15. There are 6 product terms from the GPLD's AND ARRAY as inputs to the macrocell. Users can select the polarity of the output, and configure the macrocell to operate as:

Registered Output

Select output from D flip flop

- Combinatorial Output Select output from OR gate
- GPLD Input

Use Port A pin as dedicated input

GPLD Output

Use Port A pin as dedicated output

GPLD I/O

Use Port A pin as bidirectional pin


□ Macrocell Feedback


Register feedback for state machine implementations or expander feedback from the combinatorial output, to expand the number of product terms available to another macrocell.

In case of "Buried Feedback", where the output of the macrocell is not connected to a Port A pin, Port A can be configured to perform other user defined I/O functions.


The two global product terms assigned for asynchronous clear (PA.RE) and preset (PA.PR) are mainly for proper PA Macrocell initialization. The macrocell flip-flop can also be cleared during reset by MACRO-RST, if such an option is chosen. The clock source is always the input clock CLKIN.








WS







Wf

ZPSD4XXA2 ZPLD Block

(Cont.)

Port B Macrocell Structure

Figure 16 shows the PB Macrocell block, which consists of 8 identical macrocells. Each macrocell output can be connected to its own I/O pin on Port B. The two inputs, CLKIN and MACRO-RST, are used as clock and clear inputs to all the macrocells. The CLKIN comes directly from the CLKIN input pin. The MACRO-RST is the same as the Reset input pin except it is user configurable.

The circuit of a PB Macrocell is shown in Figure 17. There are 10 product terms from the GPLD's AND ARRAY as inputs to the macrocell. Users can select the polarity of the output, and configure the macrocell to operate as:

Registered Output

Select output from D flip flop.

Combinatorial Output

Select output from OR gate.

GPLD Input Use Port B pin as dedicated input.

GPLD Output

Use Port B pin as dedicated output.

GPLD I/O

Use Port B pin as bidirectional pin.

□ Macrocell Feedback

Register feedback for state machine implementations or expander feedback from the combinatorial output, to possibly expand the number of product terms available to another macrocell.

In case of "Buried Feedback", where the output of the macrocell is not connected to a Port B pin, Port B can be configured to perform other user defined I/O functions.

Each D flip flop in the macrocells has its own dedicated asynchronous clear, preset and clock input. The signals are defined as follow:


PRESET

Active only if defined by a product term (PBx.PR)


Two selectable inputs: Reset input or user defined product term (PBx .RE)

🗆 CLK

Two selectable inputs – CLKIN input or user defined product term (PBx.CLK). The macrocell is operated in Synchronous Mode if the clock input is CLKIN, and is in Asynchronous Mode if the clock is a product-term clock defined by the user.



Wf



Port E Macrocell Structure

Figure 18 shows the PE Macrocell block, which consists of 8 identical macrocells. Each macrocell output can be connected to its own I/O pin on Port E. There are 3 user programmable global product terms output from the GPLD's AND ARRAY which are shared by all the macrocells in Port E:

D PE.OE

Enable or tri-state Port PE output pins

PE.PR

Preset D flip flop in the macrocells

D PE.RE

Reset/Clear D flip flop in the macrocells

Two other inputs, CLKIN and MACRO-RST, are used as clock and clear inputs to the D flip flop. The CLKIN comes directly from the CLKIN input pin. The MACRO-RST is the same as the Reset input pin except it is user configurable.

The circuit of a PE Macrocell is shown in Figure 19. There is only one product term from the GPLD's AND ARRAY as input to the macrocell. Users can select the polarity of the output and configure the macrocell to operate as:

Registered Output

Select output from D flip flop

- Combinatorial Output Select output from OR gate
- GPLD Input Use Port E pin as dedicated input
- GPLD Output Use Port E pin as dedicated output
- GPLD I/O

Use Port E pin as bidirectional pin

□ Macrocell Feedback

Register feedback for state machine implementations or expander feedback from the combinatorial output, to possibly expand the number of product terms available to another macrocell.

In case of "Buried Feedback", where the output of the macrocell is not connected to Port E pin, Port E can be configured to perform other user defined I/O functions. If pins PE0 and PE1 are used as bus control signal inputs (ALE, PSEN/BHE), the corresponding macrocells' feedbacks are disabled. The bus control signals are connected to the ZPLD Input Bus.

The two global product terms assigned for asynchronous clear (PE.RE) and preset (PE.PR) are for proper PE Macrocell initialization.

The macrocell flip-flop can also be cleared during reset by MACRO-RST as an option. The clock source is always the input clock CLKIN.



The ZPLD Power Management

The ZPLD implements a Zero Power Mode, which provides considerable power savings for low to medium frequency operations. To enable this feature, the ZPLD Turbo bit in the Power Management Mode Register 0 (PMMR0) has to be turned off.

If none of the inputs to the ZPLD are switching for a time period of 90ns, the ZPLD puts itself into Zero Power Mode and the current consumption is minimal. The ZPLD will resume normal operation as soon as one or more of the inputs change state.

Two other features of the ZPLD provide additional power savings:

1. Clock Disable:

Users can disable the clock input to the ZPLD and/or macrocells, thereby reducing AC power consumption.

2. Product Term Disable:


Unused product terms in the ZPLD are disabled by the PSDsoft Software automatically for further power savings.


The ZPLD power configuration is described in the Power Management Unit section.

ZPSD4XXA2

Figure 18. PE Macrocell Block Diagram

ZPLD Block (Cont.)





Bus Interface

The Bus Interface is very flexible and can be configured to interface to most microcontrollers with no glue logic. Table 5 lists some of the bus types to which the Bus Interface is able to interface.

Multiplexed	Data Bus Width	Bus Control Signals	Microcontroller						
Mux	8	WR, RD, PSEN, A0	8031						
Mux/ Non-mux	8/16	R/W, E, BHE, A0	6811						
Mux	8/16	WR, RD, BHE, A0	80196/80186						
Mux	16	WRL, RD, WRH, A0	80196SP						
Non-mux	16	R/W, LDS, UDS	68302						
Non-mux	8/16	R/W, DS, SIZ0, A0	68340						
Non-mux	16	R/W, DS, BHE, BLE 68330							

Table 5. Typical Microcontroller Bus Types

Bus Interface Configuration

The Bus Interface Logic is user configurable. The type of bus interface is specified by the user in the PSDsoft software (PSD configuration). The bus control input pins have multi-function capabilities. By choosing the right configuration, the ZPSD4XX is able to interface to most microcontrollers, including the ones listed in Table 5. In Table 6, the names of the bus control input signal pins and their multiple functions are shown. For example, Pin PE0 can be configured by the PSD configuration software to perform any one of the five functions. Examples on the interface between the ZPSD4XX and some typical microcontrollers are shown in following sections.

Table 6. Alternate Pin Functions

Pin Name	Pin Function 1	Pin Function 2	Pin Function 3	Pin Function 4	Pin Function 5
RD	RD	E	DS	LDS	
WR	WR	R/W	WRL		
PE0	BHE	PSEN	WRH	UDS	SIZ0
PE1	ALE				
AD0	A0	BLE			

ZPSD4XX Interface To a Multiplexed Bus

Figure 20 shows a typical connection to a microcontroller with a multiplexed bus. The ADIO port of the ZPSD4XX is connected directly to the microcontroller address/data bus (AD0-AD15 for 16 bit bus). The ALE input signal latches the address lines internally. In a read bus cycle, data is driven out through the ADIO Port transceivers after the specified access time. The internal ADIO Port connection for a 16 bit multiplexed bus is shown in Figure 21. The ADIO Port is in tri-state mode if none of the ZPSD4XX internal devices are selected.



5-38

Bus Interface

(Cont.)

ZPSD4XX Interface To Non-Multiplexed Bus

Figure 22 shows a ZPSD4XX interfacing to a microcontroller with a non-multiplexed address/data bus. The address bus is connected to the ADIO Port, and the data bus is connected to Port C and/or Port D, depending on the bus width. There is no need for the ADIO Port to latch the address internally, but the user is offered the option to do so in the ZPSD4XX PSDsoft Software. The data Ports are in tri-state mode when the ZPSD4XX is not accessed by the microcontroller.

Data Byte Enable

Microcontrollers have different data byte orientations with regard to the data bus. The following tables show how the ZPSD4XX handles the byte enable under different bus configurations. Even byte refers to locations with address A0 equal to "0", and odd byte as locations with A0 equal to "1".

Table 7. 8-Bit Data Bus

BHE	AO	D7 Ð D0
Х	0	Even Byte
Х	1	Odd Byte

Table 8. 16-Bit Data Bus With BHE

BHE	AO	D15 Ð D8	D7 Ð D0
0	0	Odd byte	Even byte
0	1	Odd byte	-
1	0	_	Even byte

Table 9. 16-Bit Data Bus With WRH and WRL

WRH	WRL	D15 Ð D8	D7 Ð D0
0	0	Odd byte	Even byte
0	1	Odd byte	-
1	0	_	Even byte

Table 10. 16-Bit Data Bus With SIZO, AO

	1		
SIZO	AO	D15 Đ D8	D7 Ð D0
0	0	Even byte	Odd byte
1	0	Even byte	_
1	1	_	Odd byte

Table 11. 16-Bit Data Bus With UDS, LDS


LDS	UDS	D15 Ð D8	D7 Ð D0
0	0	Even byte	Odd byte
1	0	Even byte	_
0	1	_	Odd byte



Figure 20. Multiplexed Bus, 8 or 16-Bit Data Bus

Interface (Cont.)

Bus



Bus Interface

(Cont.)





Figure 22. Non-Multiplexed, 8 or 16-Bit Data

Bus Interface (Cont.)



Wf

Bus Interface (Cont.)

Optional Features

The ZPSD4XX provides two optional features to add flexibility to the Bus Interface:

1. Address In

Port A can be configured as high order address (A16-A23) inputs to the ZPLD for EPROM or other decoding. Inputs are latched by ALE/AS if Multiplexed Bus is selected. Other Ports can be configured as address input ports for the ZPLD. These inputs should not be used for EPROM decoding and are not latched internally.

2. Address Out

For multiplexed bus only. Latched address lines A0-A15 are available on Port A, B, C or D.

Details on the optional features are described in the I/O Port section.

Bus Interface Examples

The next four figures show the ZPSD4XX interfacing with some popular microcontrollers. The examples show only the basic bus connections; some of the pin names on the ZPSD4XX parts change to reflect the actual pin functions.

Figure 23 shows the interface to the 80C31. The 80C31 has a 16 bit address bus and an 8-bit data bus. The lower address byte is multiplexed with the data bus. The RD and WR signals are used for accessing the data memory (SRAM) and the PSEN signal is for reading program memory (EPROM). The ALE signal is active high and is used to latch the address internally. Port C provides latched address outputs A[7:0]. Ports A, B, D, and E (PE2-PE7) can be configured to perform other functions. The RSTOUT reset to the 80C31 is generated by the ZPLD from the RESET input. This configuration eliminates any reset race condition between the 80C31 and the ZPSD4XX.

Figure 24 shows the 68HC11 interface, which is similar to the 80C31 except the ZPSD4XX generates internal \overline{RD} and \overline{WR} from the 68HC11's E and $\overline{R/W}$ signals.

In Figure 25, the Intel 80C196 microcontroller is inter<u>faced</u> to the ZPSD4XX. The 80C196 has a multiplexed 16-bit address and data bus. The BHE signal is used for data byte selection. Ports C and D are used as output ports for latched address A[15:0]. Pins PE6 and PE7 can be programmed as ZPLD outputs to provide the READY and BUSWIDTH control signals to the 80C196.


Figure 26 shows Motorola's MC68331 interfacing to the ZPSD4XX. The MC68331 has a 16-bit data bus and a 24-bit address bus. D15 - D8 from the MC68331 are connected to Port D, and D7 - D0 are connected to Port C.






Bus Interface

(Cont.)





UUS

Bus Interface (Cont.)

D [46.0]	[n · c]]		17	16	15 	14	2	£	 9			8	6	22	56	22	53					27	26	52 57	53	22	502		20	64 84	47	8 8 8 8 8 8	43
				222	PC2	PC3	PC4	5 G	PC7			PD0	PD1	PD2		PD5	PD6	PD7				PAO	PA1	PA2	PA3	PA5	PA6	PA7	PB0	PB1	PB2 PB3	PB4 PB5	РВ7 РВ7
D [15 : 0]		PSD4XX		AD0/A0 AD1/A1	AD2/A2	AD3/A3	AD4/A4	AD5/A5	AD7/A7		AD8/A8 AD9/A9	AD10/A10	AD11/A11	AD12/A12	AD13/A13 AD14/A14	AD15/A15		RD		WR	DECET		CSI		CLKIN	PE0/BHE		PE2 DE3	PE4	PE5	PE6 PE7		VSIUBY
			б	8	7	יז פ	4	с	2	68	67	66 65	64	63	62	61		41		0 50 0	40		39	42	ŧ	38	3/ 36	34	33	31	30	28	L _I ,
			AD0	AD1	AD2		AD5	AD6	AD7	AD8	AD9	AD10	AD12	AD13	AD14	AD15								CLKOUT				· · ·		1			
			~	6				4	2	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	-				9	2	RD DR			Z ALE			59	58	- w	ات	48 47	اما	20	49	. _m	RESET	BUSWIDTH READY
			x2 12	_			AD4 55			52		AD10 50				AD15 45	61	면 없 [1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0	ALE 62							P1 :5 6 4 4				HSO .2 43 HSO .3 43]	
				P3 - U/AD0 P3 - 1/AD1	P3 . 2/AD2	P3 . 3/AD3	P3 . 4/AD4	P3.5/AD5 P3.6/AD6	P3.7/AD7	ì	P4 . U/AD8 P4 1/AD9	P4.2/AD10	P4.3/AD11	P4 . 4/AD12	P4 . 5/AD13 P4 6/AD14	P4 . 7/AD15					2								Ĥ	Ξ	Ϋ́Υ		
		80C196	X1					CDF		RESET	ACHO/PO 0				ACH4/P0.4			P2_0/TXD			P2.3/T2CLK					HSI.1			VREF		ANGND EA		
			5			~	43	14	64		9	1 01	- ₹	÷	9	∞	5	18	1	15	42	39	33	38	24	25	27		13	12	2 7	- 1-	
										•																							
										RESET																							
									l																								

Figure 25. Interfacing ZPSD4XX With 80C196

Bus Interface

ZPSD4XX Family

(Cont.)

P 46 - A		10-011v																																					
D [15 : 0]	A [18 : 0]			15	14	13	12	11	PC6 10 D7	5				23 F8	20	51	56 	55	PD6 54 D14	_					27	PA0 <u></u> Bo1 26				PA5 21		I	BBA 50		PB2 48		PB5 45	PB6 43 PB7 43	i -
		PSD4XX	AD0 / A0	AD1 / A1	AD2 / A2	AD3/A3	AD4 / A4	CA / CUA	AD6 / A6		AD8 / A8	AD9 / A9	AD10 / A10	AD11 / A11	AD12 / A12	AD13 / A13	AD14 / A14	AD15 / A15			DS		R /W		RESET	192	50	CLKIN		PE0/SIZ0	PE1/ALE	PE2	7E3	PE5	PE6	PE7	VSTDBY		
			60	2	. 9	5	4	3	2	1	89	٥ <i>١</i>	00	C0	45 52	36	29	61			40	20	3	40	¢ ₽	39)	42	00	37	36	34	33	32	30		28	- ı-	_
			AO	82	A3	A4	A5	A6	A7		A8	AS	AIU	A11	A12	A13	A14	A15													-								
			AO		R3	A4	A5	A6	A7	A8	8	Alu		A12		₽ ₽	A15	A16	A17	A18						ALE	RW	DS	0110	0120	CLKOUT								RESET
			06	21	52	23	24	25	26	27	30	51	25	35	30	02	37	38	41	42	121		124	121	3	82	79	85	2	80	66	112	113	114	115	119	120		
			A0	A1	A2		- 54 V	A6	A7	A8	A9	A10	A11 -	A12	A13	A14	A15	A16	A17	A18	A19_CS6	A20-CS7	AZ1-CS8	A22-C59	A23_C310	<u>As</u>	R_N.	N S		SIZ0		CSBOOT	BR-CS0	BG-CS1	BGACK-CS2	FC1-CS4	FC2-CS5		
		MC68331		8	5	22.2	03	4		20	80	60	D10	D11	012	D13	014	015					RESET				DSACK1			RQ1	RQ2				RQ7				
		Σ	2	110	Т	108	105	104		102	ē	66	Т	8	, 5	5	D14 92	9				89	Т				8			Т	Т	г		12					
																							RESET																

Bus Interface (Cont.)

ZPSD4XX Family

I/O Ports

There are 5 programmable 8-bit I/O ports: Port A, Port B, Port C, Port D and Port E. These ports all have multiple operating modes, depending on the configuration. Some of the basic functions are providing input/output for the ZPLD, or can be used for standard I/O. Each port pin is individually configurable, thus enabling a single 8-bit port to perform multiple functions. The I/O ports occupy 256 bytes of memory space as defined by "CSIOP". Refer to the System Configuration section for I/O register address offset.

To set up the port configuration the user is required to:

- 1. Define I/O Port Chip Select (CSIOP) in the ABEL file.
- 2. Initialize certain port configuration registers in the user's program and/or
- 3. Specify the configuration in the ZPSD4XX PSDsoft Software.
- 4. Unused input pins should be tied to V_{CC} or GND.

The following is a description of the operating modes of the I/O ports. The functions of the port registers are described in later sections.

Standard MCU I/O

The Standard MCU I/O Mode provides additional I/O capability to the microcontroller. In this mode, the ports can perform standard I/O functions such as sensing or controlling various external I/O devices. Operation options of this mode are as follows:

- **Configuration**
 - 1. Declare pins or signals which are used as I/O in the ABEL file.
 - 2. Set the bit or bits in the Control Register to "1".
 - 3. As Output Port
 - Write output data to Data Out Register
 - Set Direction Register to output mode
 - 4. As Input Port
 - Set Direction Register to input mode
 - Read input from Data In Register

The port remains an output or input port as long as the Direction Register is not changed.

PLD I/0

The PLD I/O mode enables the port to be configured as an input to the ZPLD, or as an output from the GPLD macrocell. The output can be tri-stated with a control signal defined by a product term from the ZPLD. This mode is configured by the user in the ZPSD4XX PSDsoft Software, and is enabled upon power up. For a detailed description, see the section on the ZPLD.

Configuration

- 1. Declare pins or signals in the ABEL file (PSDsoft).
- 2. Write logic equations in the ABEL file.
- 3. PSD Compiler maps the PLD functions to the PSD.

I/O Ports

(Cont.)

Address Out

For microcontrollers with a multiplexed address/data bus, the I/O ports in Address-Out mode are able to provide latched address outputs (A0 - A15) to external devices. This mode of operation requires the user to:

Configuration

- 1. Declare the pins used as address line outputs in the ABEL file (PSDsoft).
- 2. Write "0" to the corresponding bit in the Control Register associated with each I/O port.
- 3. Set the Direction Register to Output Mode.

Address In

There are two Address In modes:

- 1. For Port A as other address line (A2-A7 and A16-A23) inputs to the DPLD. Additional address inputs included in the EPROM decoding must come from Port A. The address inputs are latched internally by ALE/AS if Multiplexed Bus is specified in PSDsoft.
- 2. For Ports C and D as address inputs to the ZPLD for general decoding, should not be used in EPROM decoding.

Configuration

- 1. Declare pins or signals used as Address In in the ABEL file (PSDsoft).
- 2. Write latch equations in the .ABL file, e.g., A16.LE = ALE.
- 3. Include latched address in logic equations.

Data Port

In this mode, the port is acting as a data bus port for a microcontroller which has a non-multiplexed address/data bus. The Data Port is connected to the data bus of the microcontroller and the ADIO port is connected to the address bus.

Configuration

Select the non-multiplexed bus option in PSD configuration (PSDsoft).

Alternate Function In

This mode is per-pin configurable and enables the user to define pin PE7 of Port E as Automatic Power Down (APD) CLK input.

Configuration

- 1. Select input functions in PSD configuration.
- 2. PSD Compiler assigns pins for the selected options.

I/O Ports (Cont.)

Peripheral I/0

This mode enables the microcontroller to read or write to a peripheral though Port A. When there is no read/write operation, Port A is tri-stated. One of the applications of Peripheral I/O is in a DMA based design.

Configuration

1. Declare the pins used as pheripheral I/O in the ABEL file.

2. Write logic equations for PSEL0 and PSEL1.

3. Write a "1" to the PIO bit in the VM Register to activate the Peripheral I/O operation. See the section on Peripheral I/O for a detailed description.

Open Drain Outputs

This mode enables the user to configure Ports C and D pins as open drain outputs. CMOS output is the default configuration. Writing "1" to the corresponding bit in the Open Drain Register changes the pin to open drain output.

Table 12. Operating Modes of the I/O Ports

Table 12 summarizes the operating modes of the I/O ports. Not all the functions are available to every port.

Port Mode	Port A	Port B	Port C	Port D	Port E
Standard MCU I/O	Yes	Yes	Yes	Yes	Yes
PLD I/O	Yes	Yes	Input Only*	Input Only*	Yes*
Address Out	Yes	Yes	Yes	Yes	Yes
Address In	Yes	Yes**	Yes**	Yes**	
Data Port			Yes	Yes	
Alternate Function In					Yes
Peripheral I/O	Yes				
Open Drain			Yes	Yes	

* ZPSD4XXA2 Only.

** For external decoding. Cannot be latched by ALE

Port Registers

There are two sets of registers per I/O port: the Port Configuration Registers (PCR) which consist of four 8-bit registers; and the Port Data Registers (PDR) which include three 8-bit registers. The PCR is used for setting up the port configuration, while the PDR enables the microcontroller to write or read port data or status bits. Tables 13 and 14 show the names and the registers and the ports to which they belong.

All the registers in the PCR and PDR are 8-bits wide and each bit is associated with a pin in the I/O port. In Table 15, the LSB of the Data In Register of Port A is connected to pin PA0, and the MSB is connected to PA7. This pin configuration also applies to other registers and ports. For example, in the Direction Register of Port A, writing a hex value of 07 to the register configures pins PA0 – PA2 as output pins, while PA3 – PA7 remain as input pins.

Registers can be accessed by the microcontroller during normal read/write bus cycles. The I/O address offset of the registers are listed in the System Configuration section.

Table 13. Port Configuration Registers (PCR)

Register Name	Port	Write/Read
Control Register	A,B,C,D,E	Write/Read
Direction Register	A,B,C,D,E	Write/Read
Open Drain Register	C,D	Write/Read
PLD – I/O Register	A,B,E	Read

Table 14. Port Data Registers (PDR)

Register Name	Port	Read/Write
Data In Register	A,B,C,D,E	Read
Data Out Register	A,B,C,D,E	Write/Read
Macrocell Out Register	A,B,E	Read

Table 15.

Data In Register D Port A

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PA7 Pin	PA6 Pin	PA5 Pin	PA4 Pin	PA3 Pin	PA2 Pin	PA1 Pin	PA0 Pin

Direction Register *D* Port A

(Example: Pins PA0 D PA2 as Output, PA3 D PA7 as Input)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PA7 Pin	PA6 Pin	PA5 Pin	PA4 Pin	PA3 Pin	PA2 Pin	PA1 Pin	PA0 Pin
= 0	= 0	= 0	= 0	= 0	= 1	= 1	= 1

I/O Ports (Cont.)

Control Register

This register is used in both Standard MCU I/O Mode and Address Out modes. For setting a Standard MCU I/O Mode, a "1" must be written to the corresponding bit in the register. Writing a "0" to the register is required for the Address Out mode. The register has a default value of "0" after reset.

Direction Register

This register is used to control the direction of data flow in the I/O Ports. Writing a "1" to the corresponding bit in the register configures the port to be an output port, and a "0" forces the port to be an input port. The I/O configuration of the port pins can be determined by reading the Direction Register. After reset, the pins are in input mode.

Open Drain

This register determines whether the output pin driver of Ports C or D is a CMOS driver or an Open Drain driver. Writing a "0" to the register selects a CMOS driver, while a "1" selects an Open Drain driver.

PLD Ð I/O Register

This is a read only status register. Reading a "1" indicates the corresponding pin is configured as a PLD pin. A "0" indicates the pin is an I/O pin.

Data In Register

This register is used in the Standard MCU I/O Mode configuration to read the input pins.

Data Out Register

This register holds the output data in the Standard MCU I/O Mode. The contents of the register can also be read.

Macrocell Out Register

This register enables the user to read the outputs of the GPLD macrocell (PA, PB, and PE macrocells).

I/O Register Address Offset

The I/O Register can be accessed by the microcontroller during its normal read/write bus cycle. The address of a register is defined as:

CSIOP + register address offset

The CSIOP is the base address that is defined in the ABEL file and occupies a 256 byte space. The register address offset lies within this 256 byte space. Tables 16 and 16a are the address offset of the registers.



I/O Ports (Cont.)

Table 16. Register Address Offset

	Address Offset					
Register Name	Port A	Port B	Port C	Port D	Port E	
Data In	00	01	10	11	20	
Control	02	03	12	13	22	
Data Out	04	05	14	15	24	
Direction	06	07	16	17	26	
Open Drain			18	19		
PLD – I/O	0A	0B			2A	
Macrocell Out	0C	0D			2C (ZPSD4XXA2)	

Table 16a. Register Address Offset

(For 16-bit Motorola Microcontrollers in 16-bit mode. Use Table 16 if 8-bit mode is selected.)

		Address Offset					
Register Name	Port A	Port B	Port C	Port D	Port E		
Data In	01	00	11	10	21		
Control	03	02	13	12	23		
Data Out	05	04	15	14	25		
Direction	07	06	17	16	27		
Open Drain			19	18			
PLD – I/O	0B	0A			2B		
Macrocell Out	0D	0C			2D (ZPSD4XXA2)		

I/O Ports

(Cont.)

Port A D Functionality and Structure

Port A is the most flexible of all the I/O ports. It can be configured to perform one or more of the following functions:

Standard MCU I/O Mode

- D PLD I/O
- □ Address Out latched address lines A[0-7] are assigned to pins PA[0-7].
- □ Address In input port for other address lines, inputs can be latched by ALE.
- Peripheral I/O

Figure 27 shows the structure of a Port A pin. If the pin is configured as an output port, the multiplexer selects one of its three inputs as output. If the pin is configured as an input, the input connects to :

1. Data In Register as input in Standard MCU I/O Mode

or

2. PA Macrocell as PLD input

or

3. PA Macrocell through a latch latched by ALE, as Address In input.

Port B D Functionality and Structure

Port B is similar to Port A in structure. It can be configured to perform one or more of the following functions:

- □ Standard MCU I/O Mode
- D PLD I/O
- □ Address Out address lines A[0-7] for 8-bit multiplexed bus or address lines A[8-15] for 16-bit multiplexed bus are assigned to pins PB[0-7].

Figure 28 shows the structure of a Port B pin. If the pin is configured as an output port, the multiplexer selects one of its three inputs as output. If the pin is configured as input, the input connects to :

□ Data In Register as input in Standard MCU I/O Mode

or

PB Macrocell as PLD input







Figure 28. Port B Pin Structure



I/O Ports

(Cont.)

Port C and Port D *Đ* Functionality and Structure

Ports C and D are identical in function and structure and each can be configured to perform one or more of the following operating modes:

- □ Standard MCU I/O Mode
- PLD Input direct input to ZPLD (ZPSD4XXA2 Only)
- □ Address Out latched address outputs
 - Port C: A[0-7] are assigned to pins PC[0-7]
 - Port D: A[0-7] for 8-bit multiplexed bus or A[8-15] for 16-bit multiplexed bus are assigned to pins PD[0-7]
- Data Port
 - Port C: D[0-7] for 8-bit non-multiplexed bus
 - Port D: D[8-15] for 16-bit non-multiplexed bus
- □ Open Drain select CMOS or Open Drain driver

Figures 29 and 30 show the structure of a Port C or D pin. If the pin is configured as an output port, the multiplexer selects one of the two inputs as output. If the pin is configured as an input, the input connects to :

Data In Register as input in the Standard MCU I/O Mode

or

ZPLD input (ZPSD4XXA2 Only)

Port E D Functionality and Structure

Port E can be configured to perform one or more of the following functions:

- □ Standard MCU I/O Mode
- □ PLD I/O (ZPSD4XXA2 Only)
- Address Out latched address lines A[0-7] are assigned to pins PE[0-7]
- \Box Alternate Function In in this mode, the inputs to Port E pins are:
 - PE0
 - BHE or PSEN or WRH or UDS or SIZ0
 - PE1 ALE
 - PE7

APD CLK :clock input for Automatic Power Down Counter

Figure 31 shows the structure of a Port E pin. The Control Logic block selects one of four sources through the multiplexer for pin output. If the pin is configured as an input, the input goes to:

Data In Register as input in Standard MCU I/O Mode

or


□ PE Macrocell as PLD input (ZPSD4XXA2 Only)

or

Alternate Function In



Figure 29. Port C Pin Structure



Wf





Figure 30. Port D Pin Structure




5-59



(Cont.)

Figure 31. Port E Pin Structure



Memory Block

The ZPSD4XX provides EPROM memory for code storage and SRAM memory for scratch pad usage. Chip selects for the memory blocks come from the DPLD decoding logic and are defined by the user in the PSDsoft Software. Figure 32 shows the organization of the Memory Block.

EPROM

The ZPSD4XX provides three Zero Power EPROM densities: 256K bit, 512K bit or 1M bit. The EPROM is divided into four 8K, 16K or 32K byte blocks. Each block has its own chip select signals (ES0 – ES3). The EPROM can be configured as $32K \times 8$, $64K \times 8$ or $128K \times 8$ for microcontrollers with an 8-bit data bus. For 16-bit data buses, the EPROM is configured as $16K \times 16$, $32K \times 16$ or $64K \times 16$. The EPROM powers up only on Address changes and consumes power for the necessary time to latch data on its output latches. It then powers down and remains in Standby Mode.

SRAM

The SRAM has 16K bits of memory, organized as 2K x 8 or 1K x 16. The SRAM is enabled by chip select signal RS0 from the DPLD. The SRAM has a battery back-up (STBY) mode. This back-up mode is invoked when the V_{CC} voltage drops under the Vstdby voltage by approximately 0.7 V. The Vstdby voltage is connected only to the SRAM and cannot be lower than 2.7 volts. The SRAM powers up only on Address changes and consumes power for the necessary time to latch data on its output latches. It then powers down and remains in Standby Mode.

Memory Select Map

The EPROM and SRAM chip select equations are defined in the ABEL file in terms of address and other DPLD inputs. The memory space for the EPROM chip select (ES0 – ES3) should not be larger than the EPROM block (8KB, 16KB, or 32KB) it is selecting.

The following rules govern how the internal ZPSD4XX memory selects/space are defined:

- □ The EPROM blocks address space cannot overlap
- SRAM, internal I/O and Peripheral I/O space cannot overlap
- □ SRAM, internal I/O and Peripheral I/O space can overlap EPROM space, with priority given to SRAM or I/O. The portion of EPROM which is overlapped cannot be accessed.

The Peripheral I/O space refers to memory space occupied by peripherals when Port A is configured in the Peripheral I/O Mode.

Memory Block (Cont.)

Memory Select Map For 8031 Application

The 8031 family of microcontrollers has separate code memory space and data memory space. This feature requires a different Memory Select Map. Two modes of operation are provided for 8031 applications. The selection of the modes is specified in the ZPSD4XX PSDsoft Software (PSDconfiguration):

Separate Space Mode

In this mode, the PSEN signal is used to access code from EPROM, and the \overline{RD} signal is used to access data from SRAM. The code memory space is separated from the data memory space.

□ Combined Space Mode

In this mode, the EPROM can be accessed by PSEN or RD. The EPROM is used for code and data storage. The memory block's address space cannot overlap.


If data and code memory blocks must overlap each other, the RD signal can be included as an additional address input in generating the EPROM chip select signals (ES0 – ES3). In this case the EPROM access time is from the RD valid to data valid. Figures 33a and 33b show the memory configuration in the two modes.

In some applications it is desirable to execute program codes in SRAM. The ZPSD4XX provides this option by enabling PSEN to access SRAM. To activate this option, the SRCODE bit of the VM Register must be set to "1" (see Table 17). SRAM space can overlap EPROM space and has priority when PSEN is used.

Table 17. VM Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
*	*	*	*	*	*	SRCODE	PIO
						1 = ON	1 = ON

* = Reserved for future use, bits set to zero.




Wf

ZPSD4XX Family

Memory Block Figure 33a. 8031 Memory Modes (Cont.) ES0 ES1 ES2 SRAM ES3 EPROM DPLD RS0 OE OE PSEN RD SRCODE-EN SEPARATE SPACE MODE

Figure 33b. 8031 Memory Modes



Wf

Peripheral **I/O**


The Peripheral I/O Mode is one of the operating modes of Port A. In this mode, Port A is connected to the data bus of peripheral devices. Port A is enabled only when the microcontroller is accessing the devices, otherwise the Port is tri-stated. This feature enables the microcontroller to access external devices without requiring buffers and decoders. Figure 34 shows the structure of Port A in the Peripheral I/O Mode.

The memory address space occupied by the devices are defined by two signals: PSEL0 and PSEL1. The signals are direct outputs from the Decoding PLD (DPLD). Whenever any of the signals is active, the Port A driver is enabled, and the direction of the data flow is determined by the RD/WR signals.

The Peripheral I/O Mode and the peripheral select signals are configured and defined in the PSDsoft Software (see the section on I/O Port for configuration). The PIO bit in the VM Register (see Table 17) also needs to be set to "1" by the user to initialize the Peripheral I/O Mode.

The Peripheral I/O mode can be used, for example, in DMA applications where the microcontroller does not support DMA operations, such as tri-stating the address/data bus. Figure 35 shows a block diagram of a microcontroller and ZPSD4XX based design that makes use of this mode. In this application, the microcontroller has a multiplexed bus which is connected to the ADIO port. The C and D ports connect to the peripheral address bus and are both configured in Address Out Mode. Port A is configured in the Peripheral I/O mode and is connected to the peripheral data bus. Ports B and E are used to generate control signals.


During normal activity, the microcontroller has access to any peripheral (memory or I/O device) through the ZPSD4XX device. When there is a DMA request, the microcontroller tri-states the address bus on Ports C and D by writing a "0" to the port Direction Registers. The DMA controller then takes over the data and address buses after receiving acknowledgement from the microcontroller.



III

Peripheral I/O


Figure 35. ZPSD4XX Peripheral I/O Configuration



Page Register The Page Register is 4 bits wide and consists of four D flip flops. The outputs of the Register (PGR0 – PGR3) are connected to the input bus of the ZPLD. By including the four outputs as inputs to the DPLD, the addressing capability of the microcontroller is increased by a factor of 16.

Figure 36 shows the Page Register block diagram. Inputs to the four flip flops are connected to data bus D0-D3. The output of the Register can be read by the microcontroller. The Register can operate as an independent register to the microcontroller if page mode is not implemented.





Security Protection

The ZPSD4XX has a programmable security bit which offers protection from unauthorized duplication. When the security bit is set, the contents of the EPROM, the ZPSD4XX non-volatile configuration bits and ZPLD data cannot be read by EPROM programmers.

The security bit is set through the PSDsoft Software and is embedded in the compiled output file. The security bit is UV erasable and a secured part can be erased and then re-programmed.

Power Management Unit The ZPSD4XX provides many power saving options. By configuring the PMMRs (Power Management Mode Registers), the user can reduce power consumption. Table 18 shows the bit configuration of the PMMR0 and PMMR1. The microcontroller is able to control the power consumption by changing the PMMR bits at run time.

Standby Mode

There are two Standby Modes in the ZPSD4XX:

- Dever Down Mode
- □ Sleep Mode

Power Down Mode

In this mode, the internal devices are shut down except for the I/O ports and the ZPLD. There are three ways the ZPSD4XX can enter into the Power Down Mode: by controlling the \overline{CSI} input, by activating the Automatic Power Down (APD) Logic, the Counter/Timers, the Interrupt Controller and the ZPLD, or when none of the inputs are changing and the Turbo bit is off.

□ The CSI

The CSI input pin is an active low signal. When low, the signal selects and enables the ZPSD4XX. The PSD5XX enters into Power Down Mode immediately when the signal turns high. This signal can be controlled by the microcontrollers, external logic or it can be grounded. The CSI input turns off the internal bus buffers in Standby Mode. The address and control signals from the microcontroller are blocked from entering the ZPLD as inputs.

□ The APD Logic

The APD unit enables the user to enter a power down mode independent of controlling the CSI input. This feature eliminates the need for external logic (decoders and latches) to power down the PSD. The APD unit concept is based on tracking the activity on the ALE pin. If the APD unit is enabled and ALE is not active, the 4-bit APD counter starts counting and will overflow after 15 clocks, generating a PD (Power Down) signal powering down the PSD. If sleep mode is enabled, then PD signal will also activate the sleep mode. Immediately after ALE starts pulsing the PSD will get out of the power down or sleep mode.

The operation of APD is controlled by the PMMR (see Figure 37a). PMMR1 bit 0 selects the source of the APD counter clock. After reset the APD counter clock is connected to PE7 (APD CLK) on the PSD. In order to guarantee that the APD will not overflow there should be less than 15 APD clocks between two ALE pulses. If CLKIN frequency is adequate, then it can be connected to the APD and PE7 is used for other functions.

The next step is to select the ALE power down polarity. Usually, MCUs entering power down will freeze their ALE at logic high or low. By programming bit 1 of PMMR0 the power down polarity can be defined for the APD. If the APD detects that the ALE is in the power down polarity for 15 APD counter clocks then the PSD will enter a power down mode. To enable the APD operation, bit 2 in the PMMR0 should be set high.

Sleep Mode

The Sleep Mode is activated if the SLEEP EN bit, the APD EN bit, and the ALE Polarity bit in the PMMR are set, and the APD Counter has overflowed after 15 clocks (see Figure 37). In Sleep Mode the ZPSD4XX consumes less power than the Power Down Mode, with typical I_{CC} reduced to 1 μ A.


In this mode, the ZPLD still monitors the inputs and responds to them. As soon as the ALE starts pulsing, the ZPSD4XX exits the Sleep Mode.


The PSD access time from Sleep Mode is specified by t_{LVDV1} . The ZPLD response time to an input transition is specified by t_{LVDV2} .




Power Management Unit (Cont.)

Figure 37. Power Management Unit





US



Power Management Unit (Cont.)

Table 18. Power Management Mode Registers (PMMR0, PMMR1)

PMMR0

1 10110110							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TMR CLK	ZPLD RCLK	ZPLD ACLK	ZPLD TURBO	CMISER	APD ENABLE	ALE PD Polarity	*
1 = OFF	1 = OFF	1 = OFF	1 = OFF	1 = ON	1 = ON	1 = HIGH	

Bit 0 * = Should be set to High (1) to operate the APD.

- Bit 1 0 = ALE Power Down (PD) Polarity Low.
 - 1 = ALE Power Down (PD) Polarity High.
- **Bit 2** 0 = Automatic Power Down (APD) Disable.
 - 1 = Automatic Power Down (APD) Enable.
- Bit 3 0 = EPROM/SRAM CMiser is OFF. 1 = EPROM/SRAM CMiser is ON.
- Bit 4 0 = ZPLD Turbo is ON. ZPLD is always ON.
 - 1 = ZPLD Turbo is OFF. ZPLD will Power Down when inputs are not changing.
- **Bit 5** 0 = ZPLD Clock Input into the Array from the CLKIN pin input is connected. Every Clock change will Power Up the ZPLD when Turbo bit is OFF.
 - 1 = ZPLD Clock Input into the Array from the CLKIN pin input is disconnected.
- **Bit 6** 0 = ZPLD Clock Input into the the MacroCell registers from the CLKIN pin input is connected.
 - 1 = ZPLD Clock Input into the the MacroCell registers from the CLKIN pin input is disconnected.
- Bit 7 * = In the ZPSD4XX should be set to High (1)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
*	*	*	*	*	*	Sleep Mode	APD CLK
						1 = ON	1 = CLKIN

Bit 0 0 = Automatic Power Down Unit Clock is connected to Port E7 (PE7) alternate function input.

1 = Automatic Power Down Unit Clock is connected to the PSD Clock input (CLKIN).

- **Bit 1** 0 = Sleep Mode Disabled.
 - 1 = Sleep Mode Enabled.
- **Bit 2–7** 0 = Reserved for future use, should be set to zero.

Table 19. APD Counter Operation

APD EN Bit	ALE Power Down Polarity	ALE Status	APD Counter				
0	X	Х	Not Counting				
1	X	Pulsing	Not Counting				
1	1	1	Counting (Activates Standby Mode After 15 Clocks)				
1	0	0	Counting (Activates Standby Mode After 15 Clocks)				



Power Management Unit

(Cont.)

See page 5-108 for CMiser Errata.

Other Power Saving Options

The ZPSD4XX provides additional power saving options. These options, except the SRAM Standby Mode, can be enabled/disabled by setting up the corresponding bit in the PMMR.

□ EPROM

The EPROM power consumption in the PSD is controlled by bit 3 in the PMMR0 – EPROM CMiser. Upon reset the CMiser bit is OFF. This will cause the EPROM to be ON at all times as long as CSI is enabled (low). The reason this mode is provided is to reduce the access time of the EPROM by 10 ns relative to the low power condition when CMiser is ON. If CSI is disabled (high) the EPROM will be deselected and will enter standby mode (OFF) overriding the state of the CMiser.

If CMiser is set (ON) then the EPROM will enter the standby mode when not selected. This condition can take place when CSI is high or when CSI is low and the EPROM is not accessed. For example, if the MCU is accessing the SRAM, the EPROM will be deselected and will be in low power mode.

An additional advantage of the CMiser is achieved when the PSD is configured in the by 8 mode (8 bit data bus). In this case an additional power savings is achieved in the EPROM (and also in the SRAM) by turning off 1/2 of the array even when the EPROM is accessed (the array is divided internally into odd and even arrays).

The power consumption for the different EPROM modes is given in the DC Characteristics table under I_{CC} (DC) EPROM Adder.

□ SRAM Standby Mode

The SRAM has a dedicated supply voltage V_{STBY} that can be used to connect a battery. When V_{CC} becomes lower than V_{STBY}–0.6 then the ZPSD4XX will automatically connect the V_{STBY} as a power source to the SRAM. The SRAM Standby Current (I_{STBY}) is typically 0.5 μ A.

SRAM data retention voltage V_{DF} is 2 V minimum.

□ Zero Power ZPLD

ZPLD power/speed is controlled by the ZPLD_Turbo bit (bit 4) in the PMMR0. After reset the ZPLD is in Turbo mode and runs at full power and speed. By setting the bit to "1", the Turbo mode is disabled and the ZPLD is consuming Zero Power current if the inputs are not switching for an extended time of 70 ns. The propagation delay time will be increased by 10ns after the Turbo bit is set to "1" (turned off) if the inputs change at a frequency of less than 15 MHz. Power Management Unit (Cont.)

Input Clock

The ZPSD4XX provides the option to turn off the clock inputs to save AC power consumption. The clock input (CLKIN) is used as a source for driving the following modules:

- □ ZPLD Array Clock Input
- □ ZPLD MacroCell Clock Flip Flop
- APD Counter Clock

During power down or if any of the modules are not being used the clock to these modules should be disabled. To reduce AC power consumption, it is especially important to disable the clock input to the ZPLD array if it is not used as part of a logic equation.

The ZPLD Array Clock can be disabled by setting PMMR0 bit 5 (ZPLD ACLK). The ZPLD MacroCell Clock Input can be disabled by setting PMMR0 bit 6 (ZPLD RCLK). The Timer Clock can be disabled by setting PMMR0 bit 7 (TMR CLK). The APD Counter Clock will be disabled automatically if Power Down or Sleep Mode is entered through the APD unit. The input buffer of the CLKIN input will be disabled if bits 5 – 7 PMMR0 are set and the APD has overflowed.

Summary of ZPSD4XX Timing and Standby Current During Power Down and Sleep Modes

	PLD Propagation Delay	PLD Recovery Time To Normal Operation	Access Time	Access Recovery Time To Normal Access	Typical Standby Current Consumed
Power Down	Normal t _{PD} (Note 1)	0	No Access	t _{LVDV}	40 µA (Note 4)
Sleep	t _{LVDV2} (Note 2)	t _{LVDV3} (Note 3)	No Access	t _{LVDV1}	5 μΑ (Note 5)

NOTES: 1. Power Down does not affect the operation of the ZPLD. The ZPLD operation in this mode is based only on the ZPLD_Turbo Bit.

2. In Sleep Mode any input to the ZPLD will have a propagation delay of $t_{\mbox{LVDV2}}$

 PLD recovery time to normal operation after exiting Sleep Mode. An input to the ZPLD during the transition will have a propagation delay time of t_{LVDV3}.

4. Typical current consumption assuming all clocks are disabled and ZPLD is in non-turbo mode.

5. Typical current consumption assuming all clocks are disabled.

Table 20. I/O Pin Status During Power Down And Sleep Mode

Port Configuration	Pin Status
I/O Port	Unchanged
ZPLD Output	Depend on Inputs to the ZPLD
Address Out	Undefined
Data Port	Tri-stated
Peripheral I/O	Tri-stated



System Configuration

The CSIOP signal, which is generated by the DPLD, selects the internal I/O devices or registers. The CSIOP signal takes up 256 bytes of address space and is defined by the user in the PSDSoft Software. The following is an address offset map for the various devices relative to the CSIOP base address.

Some Motorola 16-bit microcontrollers have different data bus/data byte orientation. This requires a different address offset for the internal ZPSD4XX I/O devices or registers. Tables 21a and 22a in this section are for this group of microcontrollers which include the M68HC16, M68302 and M683XX.

Table 21. Register Address Offset

Register Name	Address Offset	Register Name	Address Offset
		PAGE REGISTER	E0
		VM	C0
PMMR1	B1	PMMR0	B0

Table 21a. Register Address Offset

(For 16-bit Motorola Microcontrollers in 16-bit mode. Use Table 21 if 8-bit mode is selected.)

Register Name	Address Offset	Register Name	Address Offset
		PAGE REGISTER	E1
		VM	C1
PMMR1	B0	PMMR0	B1

System Configuration (Cont.)

The following table is the address map offset of the I/O port registers.

Table 22. I/O Register Address Offset

		Address Offset						
Register Name	Port A	Port B	Port C	Port D	Port E			
Data In	00	01	10	11	20			
Control	02	03	12	13	22			
Data Out	04	05	14	15	24			
Direction	06	07	16	17	26			
Open Drain			18	19				
PLD – I/O	0A	0B			2A			
Macrocell Out	0C	0D			2C (ZPSD4XXA2)			

Table 22a. Register Address Offset

(For 16-bit Motorola Microcontrollers in 16-bit mode. Use Table 22 if 8-bit mode is selected.)

		Address Offset						
Register Name	Port A	Port B	Port C	Port D	Port E			
Data In	01	00	11	10	21			
Control	03	02	13	12	23			
Data Out	05	04	15	14	25			
Direction	07	06	17	16	27			
Open Drain			19	18				
PLD – I/O	0B	0A			2B			
Macrocell Out	0D	0C			2D (ZPSD4XXA2)			



System Configuration (Cont.)

Table 23. Register Function

Register Name	Register Function
Data In	This Register is used to read the input on the port pins.
Control	A "0" sets the corresponding port pin in Address Out Mode. A "1" sets the pin in MCU I/O Mode.
Data Out	Holds the output data in the MCU I/O Mode.
Direction	This register is used to control the data flow in the I/O ports. A "0" sets the corresponding pin as an input pin. A "1" sets the pin as an output pin.
Open Drain	A "0" sets the corresponding pin driver as a CMOS driver. A "1" sets the pin driver as an Open Drain Driver.
PLD – I/O	A read only status register; a "1" indicates the corresponding pin is configured as a PLD pin.
Macrocell Out	This register holds the outputs of the GPLD macrocells.
Page Register	A 4-bit register that supports paging.
VM	1. Configures the ZPSD4XX SRAM to be accessed by "PSEN" as program space (8031 design).
	2. Enables the Peripheral I/O Mode of Port A.
PMMR0 PMMR1	Power management registers; enables the ZPSD4XX Power Down Mode and other power saving configurations.

System Configuration (Cont.)

Reset Input

The reset input to the ZPSD4XX (RESET) is an active low signal which resets some of the internal devices and configuration registers. The Timing Diagram in the AC/DC characterization section shows the reset signal timing requirement. The active low range has a minimum T1 duration. After the rising edge of RESET, the ZPSD4XX remains in reset during T2 range. (See Figure 48). The ZPSD4XX must be reset at power up before it can be used.

ZPLD and Memory During Reset

While the Reset Input is active, the ZPLD generates outputs as defined in the PSDabel equations. The EPROM and SRAM blocks respond to the microcontroller bus cycle during reset, but the data is not guaranteed.

Register Values During and After Reset

Table 24 summarizes the status of the volatile register values during and after reset. The default values of the volatile registers are "0" after reset.

ZPLD Macrocell Initialization

The D flip flops in the macrocells in the GPLD can be cleared by:

- □ A product term (.RE) defined by the user in PSDabel, or
- □ The MACRO-RST (Reset) input, enabled and defined in PSDabel.

Register Name	Device	Reset State
Control	Port A, B, C, D, E	Set to "0" (Address Out Mode)
Data Out (data or address)	Port A, B, C, D, E	Set to "0"
Direction	Port A, B, C, D, E	Set to "0" – Input Mode
Open Drain	Port C, D	Set to "0" – CMOS Outputs
Page Register	Page Logic	Set to "0"
PMMR0, PMMR1	Power Management Unit	Set to "0"
VM	Volatile Memory	Set to "0"

Table 24. Registers Reset Values

Table 25. I/O Pin Status During Reset and Standby Mode

Port Configuration	Reset	Stand-by Mode		
Port I/O	Input	Unchanged		
ZPLD Output	Active	Depend on Inputs to the ZPLD		
Address Out	Tri-stated	Not Defined		
Data Port	Tri-stated	Tri-stated		
Peripheral I/O	Tri-stated	Tri-stated		

Absolute Maximum Ratings

Symbol	Parameter	Condition	Min	Max	Unit
Т	Storage Temperature	CLDCC	- 65	+ 150	°C
T _{STG}	Storage temperature	PLDCC	- 65	+ 125	°C
		Commercial	0	+ 70	°C
	Operating Temperature	Industrial	- 40	+ 85	°C
		Military	- 55	+ 125	°C
	Voltage on any Pin	With Respect to GND	- 0.6	+ 7	V
V _{PP}	Programming Supply Voltage	With Respect to GND	- 0.6	+ 14	V
V _{CC}	Supply Voltage	With Respect to GND	- 0.6	+ 7	V
	ESD Protection		>2000		V

NOTE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability.

<i>Operating Range</i>	Range	Temperature
	Commercial	0° C to +70°C
	Industrial	–40° C to +85°C

Recommended Operating	Symbol	Parameter	Condition	Min	Тур	Max	Unit
Conditions	V _{CC}	Supply Voltage	All Speeds	4.5	5	5.25	V
	V _{CC}	Supply Voltage	ZPSD4XXV Versions Only, All Speeds	2.7	3.0	5.5	V


AC/DC Parameters


The following tables describe the AD/DC parameters of the ZPSD4XX family:


- DC Electrical Specification
- See page 5-108 for CMiser Errata.
- □ AC Timing Specification
 - ZPLD Timing
 - Combinatorial Delays
 - Synchronous Clock Mode
 - Asynchronous Clock Mode
 - Microcontroller Timing
 - Read Timing
 - Write Timing
 - Peripheral Mode Timing
 - Power Down and Reset Timing

Following are some issues concerning the parameters presented:

- □ In the DC specification the Supply Current is given for different modes of operation. Before calculating the total power consumption, determine the percentage of time that the ZPSD4XX is in each mode. Also the supply power is considerably different if the ZPLD_TURBO bit is "OFF" and EPROM_CMISER is "ON".
- □ The AC power component gives the ZPLD, EPROM, and SRAM mA/MHz specification. Figure 38 shows the ZPLD mA/MHz as a function of the number of Product Terms (PT) used.
- □ In the ZPLD timing parameters add the required delay when ZPLD_TURBO is "OFF".
- □ In the MCU timing specification add the required time delay when EPROM_CMISER is "ON".







US

5-79

DC Characteristics

(5 V ± 10% Versions)

Symbol	Pai	ameter	Conditions	Min	Тур	Max	Unit
V _{CC}	Supply Voltage		All Speeds	4.5	5	5.5	V
V _{IH}	High Level Input V	oltage	4.5 V < V _{CC} < 5.5 V	2		V _{CC} +.5	V
V _{IL}	Low Level Input V	oltage	4.5 V < V _{CC} < 5.5 V	-0.5		0.8	V
V _{IH1}	Reset High Level Input Voltage		(Note 1)	.8 V _{CC}		V _{CC} +.5	V
V _{IL1}	Reset Low Level I	nput Voltage	(Note 1)	5		.2 V _{CC} –.1	V
V _{HYS}	Reset Pin Hystere	sis		0.3			V
V _{OL}			$I_{OL} = 20 \ \mu A, \ V_{CC} = 4.5 \ V$		0.01	0.1	V
VOL	Output Low Voltage		I _{OL} = 8 mA, V _{CC} = 4.5 V		0.15	0.45	V
V _{OH}	Output High Volta	70	I _{OH} = −20 μA, V _{CC} = 4.5 V	4.4	4.49		V
∨он	Output high voltag	Je	$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{ V}$	2.4	3.9		V
V _{SBY}	SRAM Standby Vo	oltage		2.7		V _{CC}	V
I _{SBY}	SRAM Standby C	urrent	$V_{CC} = 0 V$		0.5	1	μA
I _{IDLE}	Idle Current (V _{STB}	_Y Pin)	V _{CC} > V _{SBY}	-0.1		0.1	μA
V _{DF}	SRAM Data Retention Voltage		Only on V _{STBY}	2			V
I _{SB}	Standby Supply	Power Down Mode	CSI >V _{CC} 3 V (Note 2)		25	50	μA
-28	Current	Sleep Mode	CSI >V _{CC} 3 V (Note 3)		10	20	μA
I _{LI}	Input Leakage Cu	rrent	V _{SS} < V _{IN} < V _{CC}	-1	±.1	1	μA
I _{LO}	Output Leakage C	urrent	0.45 < V _{IN} < V _{CC}	-10	±5	10	μA
I _{CC} (DC)	Operating	ZPLD Only	ZPLD_TURBO = OFF, f = 0 MHz (Note 4)				
(Note 4a)	Supply Current		ZPLD_TURBO = ON, f = 0 MHz		400	700	µA/PT
	ZPLD AC Base	•	(Note 4)				
	EPROM AC Adde	r	CMiser = ON (8-Bit Bus Mode)		0.8	2	mA/MHz
. (00)			All Other Cases		1.8	4	mA/MHz
I _{CC} (AC) (Note 4a)			CMiser = ON and 8-Bit Bus Mode		1.4	2.7	mA/MHz
	SRAM AC Adder		CMiser = ON and 16-Bit Bus MoDe		2	4	mA/MHz
			CMiser = OFF		3.8	7.5	mA/MHz

NOTES: 1. Reset input has hysteresis. V_{IL1} is valid at or below .2V_{CC} -.1. V_{IH1} is valid at or above .8V_{CC}.
 CSI deselected or internal PD is active.
 3. Sleep mode bit is set and internal PD is active.
 4. See ZPLD ICC/Frequency Power Consumption graph for details.
 4a. I_{OUT} = 0 mA.

AC/DC Parameters Đ ZPLD Timing Parameters

(5 V ± 10% Versions)

Combinatorial Delays $(5 \lor \pm 10\%)$

	Unit	su	su	su	su	su	su	ns
	ZPLD_IUKBU OFF*	Add 10	Add 10	Add 10	Add 10	Add 10		
-20	Мах	35	37	33	33	35		24
Ÿ	Min						30	
-15	Мах	34	36	32	32	34		22
-1	Min						29	
-12	Мах	32	34	30	30	32		20
- 1	Min						28	
-90	Min Max	30	32	28	28	30		18
5-	Min						25	
- 70	Мах	25	27	25	25	27		16
	Min						20	
	Conditions	Port B, E	(Note 5)	Any Input	Any Input	Any Input	Any Input	
	Parameter	I/O Input or Feedback to Combinatorial Output	Registered Input to Combinatorial Output	Input to Output Enable	Input to Output Disable	Register Clear or Preset Delay	Register Clear or Preset Pulse Width	Array Delay
	Symbol	tpD	trpd	t _{EA}	t _{ER}	tarp	t arpw	t _{ARD}

WF

NOTE: 5. ZPSD4XXA1: Port A and latched address from ADIO (A0, A1, A8 – A15). ZPSD4XXA2: Port A and latched address from ADIO (A0, A1, A8 – A15).

ZPSD4XX Family

AC/DC Parameters **Đ** ZPLD Timing

Parameters

(5 V ± 10% Versions)

Synchron	Synchronous Clock Mode (5 V ± 10%)	: 10%)						Ì		Ī				
			-	-70	06-	0	-12		-15		-20			
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Min	Мах	ZPLD_TURBO OFF*	Unit
	Maximum Frequency External Feedback	1/(t _S + t _{CO})		30.30		27.03		25.00		23.81		22.22		MHz
fmax	Maximum Frequency Internal Feedback (f _{CNT})	1/(ts+t _{CO} -10)		43.48		37.04		33.33		31.25		28.57		MHz
	Maximum Frequency Pipelined Data	1/(t _{CH} + t _{CL})		50.00		41.67		35.71		33.33		31.25		MHz
ts	Input Setup Time	Any Input	15		17		19		20		21		Add 10	su
t _H	Input Hold Time	Any Input	0		0		0		0		0		0	su
tcH	Clock High Time	Clock Input	10		12		14		15		16		0	su
tcL	Clock Low Time	Clock Input	10		12		14		15		16		0	su
tco	Clock to Output Delay	Clock Input		18		20		21		22		24	0	su
tard	Array Delay for Product Term Expansion	Any Macrocell		16		18		20		22		24	ο	SU
t _{MIN}	Minimum Clock Period	t _{CH} + t _{CL}	20		24		28		29		29		0	su
*NOTE: If Z	*NOTE: If ZPLD TURBO is off and the ZPLD is operating above 15 MHz. there is no need to add 10 ns to the timing parameters.) is operating above 15	5 MHz. th	here is no) need to	add 10 r	ns to the	timina p	aramete	, v				

Wf

MHz, there is no need to add 10 ns to the timing parameters. 22 is operating above Ĵ ľ **NOTE:** If ZPLD_TURBO is off and the

*NOTE: If ZPLD_TURBO is off and the ZPLD is operating above 15 MHz, there is no need to add 10 ns to the timing parameters.

AC/DC Parameters Đ ZPLD Timing Parameters

(5 V ± 10% Versions)

Asynchro	Asynchronous Clock Mode $(5 \vee \pm 10\%)$,	± 10%, Note 6)												
			-70	0	06-	6	-12		-15		-20			
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Min	Мах	ZPLD_TURBO OFF*	Unit
	Maximum Frequency External Feedback	1/(t _{SA} + t _{COA})		26.32		25.00		21.74		20.41		19.61		MHz
fmaxa	Maximum Frequency Internal Feedback (f _{CNTA})	1/(t _{SA} +t _{COA} -10) (Note 6)		35.71		33.33		27.78		25.64		24.39		MHz
	Maximum Frequency Pipelined Data	1/(t _{CH} + t _{CL})		41.67		41.67		35.71		33.33		31.25		MHz
tsA	Input Setup Time	Any Input	ω		ø		10		12		13		Add 10	su
t _{HA}	Input Hold Time	Any Input	ω		8		10		12		13		0	su
tcha	Clock High Time	Any Input	12		12		14		15		16		0	su
tcLA	Clock Low Time	Any Input	12		12		14		15		16		0	su
tcoA	Clock to Output Delay	Any Input to Port B		30		32		36		37		38	Add 10	su
tard	Array Delay for Product Term Expansion	Any Macrocell		16		18		20		22		24	0	su
tmina	Minimum Clock Period	1/f _{CNT}	28		30		36		43		41		0	su
NOTE: 6. C	NOTE: 6. Only Port B has asynchronous outputs. Clock into Macrocell Flip Flop is generated by a product term.	utputs. Clock into Macro	cell Flip	Flop is g	enerateo	l by a pro	oduct ter	Ė						

WF

ZPSD4XX Family

Interfa				Unit	su	ns	su	su	ns	su	su	su	su	su	ns	ns	su	su	su
	neters 0% Versions)		EPROM CMiser	NO	0	0	0	Add 10	Add 10	0	0	0	0	0	0	0	0	0	0
			-20	Мах				200	200	45	50			35				40	50
				Min	30	12	12					0	40		40	20	0		
	Level		5	Мах				150	150	40	45			33				38	48
	Logic		-15	Min	28	10	11					0	38		38	18	0		
	Valid		2	Мах				120	130	38	40			30				35	45
	lger a		-12	Min	25	ი	10					0	35		35	15	0		
	R/ W Time Valid No Longer a Valid Logic Level Float		0	Мах				06	100	32	38			25				30	32
	⊢→>×n □□□□		-90	Min	20	9	∞					0	32		32	10	0		
			0	Мах				70	80	20	32			22				20	22
Ч	PSEN		-70	Min	18	5	7					0	30		30	8	0		
.D Timing. ss Valid to ALE Invali	L – Logic Level Low or ALE N – Reset P – Port Signal Q – Output Data R – WR, UDS, LDS, DS, IORD, F S – Chip Select			Conditions		(Note 8)	(Note 8)	(Note 8)		(Note 7)	(Note 7a)	(Note 7)	(Note 7)	(Note 7)				In 16-Bit Data Bus Mode (Note 9)	In 8-Bit Data Bus Mode (Note 9)
Explanation of AC Symbols for Non ZPLD Timing. Example: t _{AVLX} Time from Address Valid to ALE Invalid.		<i>Read Timing</i> (5 V ± 10%)		Parameter	ALE or AS Pulse Width	Address Setup Time	Address Hold Time	Address Valid to Data Valid	CS Valid to Data Valid	RD to Data Valid 8/16-Bit Bus	RD to Data Valid 8-Bit Bus, 8031 Separate Mode	RD Data Hold Time		RD to Data High-Z	E Pulse Width	R/W Setup Time to Enable	R/W Hold Time After Enable		Address Output Delay
Explanation (Example:	 A – Address C – Power Down D – Input Data E – E H – Logic Level High I – Interrupt 	Read Timin ₍		Symbol	t _{LVLX} AI		t _{LXAX} AG				RI 80	t _{RHOX} RI			t _{EHEL} E			A	

US

NOTES: 7. RD timing has the same timing as PSEN, DS, LDS, UDS signals.
7a. RD and PSEN have the same timing for 8031 mode.
8. Any input used to select an internal ZPSD4XX function.
9. In multiplexed mode latched address generated from ADIO delay to address output on any Port.

ZPSD4XX Family

Microcontroller Interface Đ AC/DC Parameters

(5 V ± 10% Versions)

			-70	6	06-		-12		-15		-20		EPROM_CMiser	
Parameter Conditions	Conditions		Min	Мах	Min N	Max I	Min N	Max	Min 1	Max I	Min 1	Max	ON	Unit
ALE or AS Pulse Width			18		20		25		28		30			su
Address Setup Time (Note 8)	(Note 8)		5		6		6		10		12			su
Address Hold Time (Note 8)	(Note 8)		7		8		10		11		12			su
Address Valid to Leading (Notes 8 and 10) Edge of WR	(Notes 8 and 1	(0	18		20		25		30		35			su
CSValidto Leading EdgeofWR	(Note 10)		22		25		30		35		40			su
WR Data Setup Time (Note 10)	(Note 10)		12		15		20		22		25			su
WR Data Hold Time (Note 10)	(Note 10)		5		5		5		5		5			su
WR Pulse Width (Note 10)	(Note 10)		18		20		25		28		30			su
Trailing Edge of <u>WR</u> to (Note 10) Address Invalid	(Note 10)		0		0		0		0		0			SU
Trailing Edge of <u>WR</u> to Port Output Valid (Note 10)	(Note 10)			25		30		35		38		40		SU
Address Input Valid to Mode (Note 9)	In 16-Bit Data Mode (Note 9	i Bus)		20		30		35		38		40		su
Address Output Delay In 8-Bit Data Bus Mode (Note 9)	In 8-Bit Data E Mode (Note 9)	sus)		22		32	-	45		48		50		su

WF

Write Timing $(5 \lor \pm 10\%)$

NOTE: 10. WR timing has the same timing as E, DS, LDS, UDS, WRL, WRH signals.

ZPSD4XX Family

Microcontroller Interface **Đ** AC/DC **Parameters**

(5 V ± 10% Versions)

Port A Per	Port A Peripheral Data Mode Read Timing	g (5 V ± 10%)												
			-70	0	06-	0	-12	ž	-15	5	-20	0		
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Min	Мах	2PLD_IUKBU OFF	Unit
tavav (PA)	Address Valid to Data Valid	(Note 11)		45		55		60		62		65	Add 10	ns
tslav (PA)	CS Valid to Data Valid			55		55		09		62		65	Add 10	su
	RD to Data Valid	(Notes 7, 12)		22		26		æ		45		50	0	ns
IRLQV (PA)	RD to Data Valid 8031 Mode			32		38		40		45		50	0	ns
tdvav (PA)	Data In to Data Out Valid			22		22		25		26		28	0	ns
t _{axrh (PA)}	RD Data Hold Time	(Note 7)	0		0		0		0		0		0	ns
trlrh (PA)	RD Pulse Width	(Note 7)	25		30		35		38		40		0	su
trhaz (PA)	RD to Data High-Z	(Note 7)		20		25		30		33		35	0	su
Port A Pen	Port A Peripheral Data Mode Write Timing	g (5 V ± 10%)												
			-70	0	06-	6	-12	č	-15	2	-20	0		
Symbol	Parameter	Conditions	Min	Мах	Min	Max	Min	Мах	Min	Мах	Min Max	Мах	ZPLD_ IURBO OFF	Unit
twlav (PA)	WR to Data Propagation Delay	(Note 10)		25		27		32		35		38	0	ns
tdvqv (PA)	Data to Port A Data Propagation Delay	(Note 13)		22		22		25		26		28	0	su

Wf

Any input used to select Port A Data Peripheral Mode.
 Data is already stable on Port A.
 Data stable on ADIO pins to data on Port A.

ns ns

0 0

28 35

26 33

22 25

22 20

(Note 10)

WR Invalid to Port A Tri-state

t whaz (PA)

NOTES:

30 25

Microcontroller Interface **Đ** AC/DC **Parameters** (5 V ± 10% Versions)

				-70	06-	0	-12	2	-15	5	-20			
Symbol	Parameter	Conditions	Min	Мах	2PLD_IUKBU OFF	Unit								
tudu	ALE Access Time from Power Down			100		120		140		150		170	Add 10	su
t LVDV1	ALE or CSI Access Time from Sleep			120		150		170		200		200	0	su
t LVDV2	ZPLD Propagation Delay in Sleep Mode			600		600		600		600		600	0	su
t LVDV3	ZPLD Recovery Time after Sleep Mode			250		250		250		250		250	0	us
tchcL	APD Clock High Time	Using PE7	10		12		14		15		16		0	ns
tcrch	APD Clock Low Time	Using PE7	10		12		14		15		16		0	ns
f _{MAX}	APD Maximum Frequency	Using PE7		35.00		30.00		25.00		22.00		20.00	0	MHz
t ₁	RESET Active Low Time		150		200		250		300		300		0	su
t ₂	RESET High to Operational Device			150		200		250		300		300	0	su

WF

Power Down and Reset Timing $(5 \vee \pm 10\%)$

DC Characteristics (ZPSD4XXV Versions, Advance Information)

(3.0 V ± 10% Versions)

Symbol	Par	ameter	Conditions	Min	Тур	Max	Unit
V _{CC}	Supply Voltage		All Speeds	2.7	3	5.5	V
V _{IH}	High Level Input	Voltage	2.7 V < V _{CC} < 5.5 V	.7 V _{CC}		V _{CC} +.5	V
V _{IL}	Low Level Input	/oltage	2.7 V < V _{CC} < 5.5 V	-0.5		.3 V _{CC}	V
V _{IH1}	Reset High Leve	Input Voltage	(Note 1)	.8 V _{CC}		V _{CC} +.5	V
V _{IL1}	Reset Low Level	Input Voltage	(Note 1)	5		.2 V _{CC} –.1	V
V _{HYS}	Reset Pin Hyster	esis		0.3			V
V _{OL}	Output Low Volta		$I_{OL} = 20 \ \mu A, \ V_{CC} = 2.7 \ V$		0.01	0.1	V
VOL		ige	$I_{OL} = 4 \text{ mA}, V_{CC} = 2.7 \text{ V}$		0.15	0.45	V
V _{OH}	Output High Volta	200	$I_{OH} = -20 \ \mu A, \ V_{CC} = 2.7 \ V$	2.9	2.99		V
VОН			$I_{OH} = -1 \text{ mA}, V_{CC} = 2.7 \text{ V}$	2.4	2.6		V
V _{SBY}	SRAM Standby \	/oltage		2.7		V _{CC}	V
I _{SBY}	SRAM Standby (Current	$V_{CC} = 0 V$		0.5	1	μA
I _{IDLE}	Idle Current (V _{ST}	_{BY} Pin)	V _{CC} > V _{SBY}	-0.1		0.1	μA
V _{DF}	SRAM Data Rete	ention Voltage	Only on V _{STBY}	2			V
I _{SB}	Standby Supply	Power Down Mode	CSI >V _{CC} –.3 V (Note 2)		5	15	μA
.20	Current	Sleep Mode	CSI >V _{CC} –.3 V (Note 3)		1	5	μA
ILI	Input Leakage C	urrent	$V_{SS} < V_{IN} < V_{CC}$	-1	±.1	1	μA
I _{LO}	Output Leakage	Current	0.45 < V _{IN} < V _{CC}	-10	±5	10	μA
I _{CC} (DC)	Operating	ZPLD Only	ZPLD_TURBO = OFF, f = 0 MHz (Note 4)				
(Note 17a)	Supply Current		ZPLD_TURBO = ON, f = 0 MHz		200	400	µA/PT
	ZPLD AC Base	•	(Note 4)				
	EPROM AC Add	er	CMiser = ON (8-Bit Bus Mode)		0.4	1.0	mA/MH:
			All Other Cases		0.9	1.7	mA/MH
I _{CC} (AC) (Note 17a)			CMiser = ON and 8-Bit Bus Mode		0.7	1.3	mA/MH:
	SRAM AC Adder		CMiser = ON and 16-Bit Bus MoDe		1	2	mA/MH
			CMiser = OFF		1.9	3.8	mA/MH

NOTES: 14. Reset input has hysteresis. V_{IL1} is valid at or below .2V_{CC} -.1. V_{IH1} is valid at or above .8V_{CC}.
 15. CSI deselected or internal PD is active.
 16. Sleep mode bit is set and internal PD is active.

17. See ZPLD ICC/Frequency Power Consumption graph for details.

17a. I_{OUT} = 0 mA.

See page 5-108 for CMiser Errata.

AC/DC Parameters Đ ZPLD Timing Parameters

(ZPSD4XXV Versions, Advance Information)

Combinatorial Delays $(3.0 V \pm 10\%)$

			-15*	5*	-20	0	-25	5		
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Max Min	Мах	ZPLD_ IUKBO OFF	Unit
tPD	I/O Input or Feedback to Combinatorial Output	Port B, E		43		55		80	Add 20	ns
trpd	Registered Input to Combinatorial Output	(Note 18)		42		55		85	Add 20	su
t _{EA}	Input to Output Enable	Any Input		38		50		80	Add 20	su
t _{ER}	Input to Output Disable	Any Input		38		50		80	Add 20	su
tarp	Register Clear or Preset Delay	Any Input		44		55		80	Add 20	ns
tarpw	Register Clear or Preset Pulse Width	Any Input	29		30		60			su
tard	Array Delay			29		33		35		ns
NOTE: 18 F	NOTE: 18 Port & and latched address from ADIO (A0 A1 A8 – A15)	48 - 415)								

WS

NOTE: 18. Port A and latched address from ADIO (A0, A1, A8 – A15).

*NOTE: -15 available second half 1997.

ZPSD4XX Family

AC/DC Parameters Đ ZPLD Timing Parameters

(ZPSD4XXV Versions, Advance Information)

		(
			-1	- 15**	ľ	-20	•	-25		
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Min	Мах	2PLD_IUKBU OFF*	Unit
	Maximum Frequency External Feedback	1/(t _S + t _{CO})		17.86		28.57		11.11		MHz
fmax	Maximum Frequency Internal Feedback (f _{CNT})	1/(ts+t _{CO} -10)		21.74		17.24		12.50		MHz
	Maximum Frequency Pipelined Data	1/(t _{CH} + t _{CL})		33.33		31.25		18.52		MHz
ts	Input Setup Time	Any Input	27		35		60		Add 20	su
t _H	Input Hold Time	Any Input	0		0		0		0	su
tcH	Clock High Time	Clock Input	15		16		27		0	su
tcL	Clock Low Time	Clock Input	15		16		27		0	su
tco	Clock to Output Delay	Clock Input		29		30		33	0	su
tard	Array Delay for Product Term Expansion	Any Macrocell		22		24		35	0	su
tmin	Minimum Clock Period	t _{CH} + t _{CL}	29		30		30		0	ns
*NOTE: If ZF	*NOTE: If ZPLD_TURBO is off and the ZPLD is o	the ZPLD is operating above 15 MHz, there is no need to add 20 ns to the timing parameters.	here is no	o need to	add 20 ns	s to the tir	ning para	meters.		
**NOTE: -15	**NOTE: -15 available second half 1997.									

US

Some parameters for the -20 versions are affected by errata notice. Refer to page 5-108.

IMPORTANT:

Synchronous Clock Mode $(3.0 \text{ V} \pm 10\%)$

5-90

AC/DC Parameters Đ ZPLD Timing Parameters

(ZPSD4XXV Versions, Advance Information)

			-15**	*	-20	0	-25	5		
Symbol	Parameter	Conditions	Min	Max	Min	Мах	Min	Мах	2PLU_IUKBU OFF*	Unit
	Maximum Frequency External Feedback	1/(t _{SA} + t _{COA})		16.95		14.49		11.11		MHz
fmaxa	Maximum Frequency Internal Feedback (f _{CNTA})	1/(t _{SA} +t _{COA} -10) (Note 20)		20.41		16.95		12.50		MHz
	Maximum Frequency Pipelined Data	1/(t _{CH} + t _{CL})		33.33		31.25		18.52		MHz
tsA	Input Setup Time	Any Input	12		13		30		Add 20	su
thA	Input Hold Time	Any Input	12		13		30		0	su
tcha	Clock High Time	Any Input	15		16		27		0	su
tcla	Clock Low Time	Any Input	15		16		27		0	su
tcoa	Clock to Output Delay	Any Input to Port B		47		56		60	Add 20	su
tard	Array Delay for Product Term Expansion	Any Macrocell	29		33			35	0	su
tmina	Minimum Clock Period	1/f _{CNT}	43		59		80		0	ns
NOTE: 19. (NOTE: 19. Only Port B has asynchronous outputs. Clock into macrocell Flip Flop is generated by a product term.	ts. Clock into macrocell Fli	o Flop is ç	jenerated	by a pro	duct term.				

WF

Refer to page 5-108. Some parameters for the -20 versions are affected by errata notice. **IMPORTANT:**

**NOTE: -15 available second half 1997.

Asynchronous Clock Mode $(3.0 \text{ V} \pm 10\%, \text{ Note 19})$

Read Timing (3.0 V ± 10%)Find Timing (3.0 V ± 10%)(3.0	 A – Address C – Power Down D – Input Data E – E H – Logic Level F I – Interrupt 		Lime from Address V L - Logic Level Lo N - Reset P - Port Signal Q - Output Data R - WR, UDS, LD S - Chip Select	t _{AVLX} Time from Address Valid to ALE Invalid. L - Logic Level Low or ALE N - Reset P - Port Signal Q - Output Data High R - WR, UDS, LDS, DS, IORD, PSEN S - Chip Select	H ↓ > X N N H → > X N	R/ W Time Valid No Longer a Valid Logic Level Float	er a Va	alid Lo	gic Lev	le	PSD4XXV Versions, vance Information) ee page 5-108 or CMiser Errata.	rameters
Image: Independent of the independ	Read Tir.		± 10%)		-							
ParameterConditionsMinMaxMinMinMinMaxALE or AS Pulse WidthEndettionsConditions2870707070ALE or AS Pulse Width(Note 21)10717215717070Address Setup Time(Note 21)10717270717075Address Valid to Data Valid(Note 21)11707070250275Address Valid to Data Valid(Note 20)70707027570275E Valid to Data Valid B-Bit Bus, (Note 20)(Note 200)71707027570275E Data Valid B-Bit Bus, (Note 20)(Note 200)70707070707070E Dulse Width(Note 200)707070707070707070E Dulse Width(Note 20)707070707070707070E Dulse Width(Note 20)707070707070707070E Pulse Width(Note 20)12121212707070707070E Duse Width(Note 20)12121212121270 <td< th=""><th></th><th></th><th></th><th></th><th>•</th><th>-15*</th><th>· 7</th><th>50</th><th>-2</th><th>5</th><th>EPROM CMiser</th><th></th></td<>					•	-15*	· 7	50	-2	5	EPROM CMiser	
ALE or AS Pulse WidthZellMote 21)Zell3030303030Address Setup Time(Note 21)10121217171717Address Setup Time(Note 21)(Note 21)11121717171717Address Hold Time(Note 21)Note 21)11121717171717Address Valid to Data Valid(Note 21)Note 21)11151720027517KD to Data Valid 8/I6-Bit Bus,(Note 20)Note 2011617101710KD to Data Valid 8-Bit Bus,(Note 20a)Note 20a141610101010KD to Data Valid 8-Bit Bus,(Note 20a)161616101010101010KD to Data Valid 8-Bit Bus,(Note 20a)1816161010101010101010KD to Data Valid 9-Dita V	Symbol	Par	ameter	Conditions	Mii				Min	Мах	οN	1
Address Setup Time(Note 21)1012151515Address Hold Time(Note 21)11121717121712Address Hold Time(Note 21)(Note 21)150200250275Address Valid to Data Valid(Note 20)15150200275275ECS Valid to Data Valid 8-Bit Bus,(Note 20)136402020275RD to Data Valid 8-Bit Bus,(Note 20)036407020275RD to Data Valid 8-Dit Bus,(Note 20)014540702070RD to Data Valid 8-Dit Bus,(Note 20)38407070707070RD to Data High-Z(Note 20)38407070707070RD to Data High-Z(Note 20)38407070707070RD to Data High-Z(Note 20)3874070707070RD to Data High-Z(Note 20)1877070707070RD to Data High-Z(Note 20)7187070707070RD to Data High-Z(Note 20)7187070707070RD to Data High-Z(Note 20)1877070707070RD to Data High-Z(Note 20)18770707070<	tuula	ALE or AS F	Pulse Width		28		30		30		0	
Address Hold Time(Note 21)111217171Address Valid to Data Valid(Note 21)150150200250275CS Valid to Data ValidMote 20)Note 20)364080275RD to Data Valid 8/16-Bit Bus,(Note 20)13640802020RD to Data Valid 8/16-Bit Bus,(Note 20)7455090275RD to Data Valid 8-Bit Bus,(Note 20)0745707027RD to Data Valid 8-Bit Bus,(Note 20)38407070707070RD to Data Valid 8-Bit Bus,(Note 20)3840707070707070RD to Data High-Z(Note 20)384070707070707070RD to Data High-Z(Note 20)38740707070707070RD to Data High-Z(Note 20)38740707070707070RD to Data High-Z(Note 20)770707070707070707070RD to Data High-Z(Note 20)70 <t< td=""><td>tavlx</td><td>Address Se</td><td>tup Time</td><td>(Note 21)</td><td>10</td><td></td><td>12</td><td></td><td>15</td><td></td><td>0</td><td></td></t<>	tavlx	Address Se	tup Time	(Note 21)	10		12		15		0	
Address Valid to Data Valid(Note 21)150200250275 \overline{CS} Valid to Data Valid \overline{CS} Valid to Valid to Valid \overline{CS} Valid to Valid to Valid to Valid \overline{CS} Valid to Valid	tLXAX	Address Ho	Id Time	(Note 21)	11		12		17		0	
CS Valid to Data ValidCS Valid to Data Valid150200275275RD to Data Valid 8/16-Bit Bus, RD to Data Valid 8-Bit Bus, 8031 Separate Mode(Note 20)1453640180RD to Data Valid 8-Bit Bus, 8031 Separate Mode(Note 20a)14545509090RD to Data Hold Time(Note 20b)014540170901RD buse Width(Note 20b)014546111RD to Data High-Z(Note 20b)381401111RD to Data High-Z(Note 20b)381401111RD to Data High-Z(Note 20b)381401111RD to Data High-Z(Note 20b)3814011111RD to Data High-Z(Note 20b)13814011111RD to Data High-Z(Note 20b)111 <td>tavav</td> <td>Address Val</td> <td>lid to Data Valid</td> <td>(Note 21)</td> <td></td> <td>150</td> <td></td> <td>200</td> <td></td> <td>250</td> <td>Add 20</td> <td></td>	tavav	Address Val	lid to Data Valid	(Note 21)		150		200		250	Add 20	
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	tslav	CS Valid to	Data Valid			150		200		275	Add 20	
	-	<u>RD</u> to Data	Valid 8/16-Bit Bus	(Note 20)		36		40		80	0	
\overline{RD} Data Hold Time(Note 20)0000001 \overline{RD} Pulse Width(Note 20)384070707070 \overline{RD} to Data High-Z(Note 20)3845454545 \overline{RD} to Data High-Z(Note 20)3840707070 \overline{RD} to Data High-Z(Note 20)384070707070 \overline{RD} to Data High-Z(Note 20)182070707070 \overline{RW} Hold Time to Enable(Note 22)0182070707070Address Input Valid to Address Output Delay(Note 22)1838407070707070 \overline{RM} doffees Output Delay(Note 22)Note 22)184850706070707070	1 RLQV	RD to Data 8031 Separ	Valid 8-Bit Bus, ate Mode	(Note 20a)		45		50		06	0	
	tкнах		old Time	(Note 20)	0		0		0		0	
RD to Data High-Z (Note 20) 45 45 45 45 E Pulse Width 28 40 70 70 70 70 R/W Setup Time to Enable 28 40 70 70 70 70 R/W Setup Time to Enable 70 70 70 70 70 70 R/W Hold Time After Enable 70 70 70 70 70 70 Address Input Valid to 16-Bit Data Bus Mode 70 70 70 70 70 Address Output Delay In 8-Bit Data Bus Mode 38 40 70 60 70 Moderss Output Delay In 8-Bit Data Bus Mode 48 50 70 60 70	trlrh	RD Pulse M	/idth	(Note 20)	38		40		20		0	
E Pulse Width3840707 R/W Setup Time to Enable18201515 R/W Hold Time After Enable161820151 R/W Hold Time After Enable16-Bit Data Bus Mode07070Address Input Valid to Address Output DelayIn 8-Bit Data Bus Mode38406060Note 22In 8-Bit Data Bus Mode48505060	t _{rhaz}		High-Z	(Note 20)		45		45		45	0	
R/W Setup Time to Enable 18 20 15 1 R/W Hold Time After Enable 0	tehel		dth		38		40		70		0	
R/W Hold Time After Enable 0 </td <td>tтнен</td> <td>R/W Setup ⁻</td> <td>Time to Enable</td> <td></td> <td>18</td> <td></td> <td>20</td> <td></td> <td>15</td> <td></td> <td>0</td> <td></td>	tтнен	R/W Setup ⁻	Time to Enable		18		20		15		0	
Address Input Valid toIn 16-Bit Data Bus Mode384060Address Output DelayIn 8-Bit Data Bus Mode485060	teur	R/W Hold T	ime After Enable		0		0		0		0	
Address Output Delay In 8-Bit Data Bus Mode 48 50 60 (Note 22) 48 50 60	-	Address Inp	out Valid to	In 16-Bit Data Bus Mo (Note 22)	ep	38		40		60	0	
	IAVPV	Address Ou	Itput Delay	In 8-Bit Data Bus Mod (Note 22)	e	48		50		60	0	

IMPORTANT: Some parameters for the -20 versions are affected by errata notice. Refer to page 5-108.

ZPSD4XX Family

Some parameters for the -20 versions are affected by errata notice. Refer to page 5-108. **IMPORTANT:**

Microcontroller Interface **Đ** AC/DC **Parameters**

(ZPSD4XXV Versions, Advance Information)

See page 5-108 for CMiser Errata.

						1				
		İ	-15*	*	-20	~	-25	10	EPROM CMiser	
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Min Max	Max	NO	Unit
tLVLX	ALE or AS Pulse Width		28		30		30			us
tavlx	Address Setup Time	(Note 21)	10		12		15			us
tLXAX	Address Hold Time	(Note 21)	11		12		17			ns
tAVWL	Address <u>Va</u> lid to Leading Edge of <u>WR</u>	(Notes 21 and 23)	30		35		50			ns
tsLWL	CS Valid to Leading Edge of WR	(Note 23)	35		40		60			ns
tрvwн	WR Data Setup Time	(Note 23)	22		25		35			su
twhdx	WR Data Hold Time	(Note 23)	5		S		10			us
twrwh	WR Pulse Width	(Note 23)	28		30		30			su
twhax	Trailing Edge of <u>WR</u> to Address Invalid	(Note 23)	0		0		0			SU
twhpv	Trailing Edge of <u>WR</u> to Port Output Valid	(Note 23)		38		40		60		su
+	Address Input Valid to	In 16-Bit Data Bus Mode (Note 22)		38		40		60		ns
LAVPV	Address Output Delay	In 8-Bit Data Bus Mode (Note 22)		48		50		60		su
NOTE: 23.	NOTE: 23. WR timing has the same timing as E, DS, LDS, UDS, WRL, WRH signals.	. <u>DS, UDS, WRL, WRH</u> signals.								

WF

Write Timing (3.0 V ± 10%)

*NOTE: -15 available second half 1997.

Port A Perij	Port A Peripheral Data Mode Read Timing	(3.0 V ± 10%)							AC/DC Parameters (ZPSD4XXV Versions, Advance Information)	<i>Microcontroller Interface Đ</i>
			-15*	*	י	20	Ņ	-25		
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Min	Мах	2PLD_1UKBU OFF	Unit
tavav (pa)	Address Valid to Data Valid	(Note 24)		62		65		120	Add 20	su
tslav (PA)	CS Valid to Data Valid			69		80		120	Add 20	su
trlav (PA)	RD to Data Valid	(Notes 20 and 25)		45		50		06	0	su
tdvav (PA)	Data In to Data Out Valid			26		28		50	0	ns
t _{axrh (Pa)}	RD Data Hold Time	(Note 20)	0		0		0		0	su
trlrh (PA)	RD Pulse Width	(Note 20)	38		40		70		0	su
trhqz (pa)	RD to Data High-Z	(Note 20)		33		35		60	0	su
Port A Perij	Port A Peripheral Data Mode Write Timing	(3.0 V ± 10%)								
			-15*	*	Ņ	-20	Ņ	-25		
Symbol	Parameter	Conditions	Min	Мах	Min	Мах	Min	Мах	ZPLD_TURBO OFF	Unit
twlav (PA)	WR to Data Propagation Delay	(Note 23)		40		50		60	0	su
tdvav (PA)	Data to Port A Data Propagation Delay	(Note 26)		30		40		50	0	su
twhaz (PA)	WR Invalid to Port A Tri-state	(Note 23)		33		35		60	0	su
NOTES: 24. A	NOTES: 24. Any input used to select Port A Data Peripheral Mode.	al Mode. 25. Data is already stable on Port A.	ady stabl	e on Por	t A.	26.	Data sta	able on ∕	Data stable on ADIO pins to data on Port A.	i Port A.
*NOTE: -15 av	*NOTE: -15 available second half 1997.									
IMPORTANT:	Some paramet	ers for the -20 versions are affected by errata notice.	d by er	rata n	otice.		r to pa	Refer to page 5-108.	108.	

-775-

ZPSD4XX Family

Microcontroller Interface Đ AC/DC Parameters

(ZPSD4XXV Versions, Advance Information)

						Ī				
			-11	-15*	-20	0	-25	5		
Symbol	Parameter	Conditions	Min	Max	Min	Мах	Min	Мах	2PLD_1UKBU OFF	Unit
tLVDV	ALE Access Time from Power Down			150		170		250	Add 20	us
t _{LVDV1}	ALE or <u>CSI</u> Access Time from Sleep			200		200		250	0	su
t LVDV2	ZPLD Propagation Delay in Sleep Mode			600		600		006	0	us
t _{LVDV3}	ZPLD Recovery Time after Sleep Mode			250		250		400	0	su
tchcL	APD Clock High Time	Using PE7	15		16		27		0	su
tcLCH	APD Clock Low Time	Using PE7	15		16		27		0	su
fmax	APD Maximum Frequency	Using PE7		22.00		20.00		18.52	0	MHz
t,	RESET Active Low Time		300		300		400		0	su
t ₂	RESET High to Operational Device			300		300		400	0	su

WF

Power Down and Reset Timing $(3.0 \text{ V} \pm 10\%)$

*NOTE: -15 available second half 1997.

Figure 39. Read Timing




Figure 40. Write Timing




Figure 41. Peripheral I/O Read Timing





Figure 42. Peripheral I/O Write Timing








Figure 43. Combinatorial Timing *Đ* ZPLD










Wf


Figure 46. Input to Output Disable/Enable













ZPSD4XX Pin Assignments	Pin No.	68-Pin PLDCC/CLDCC Package	Pin No.	68-Pin PLDCC/CLDCC Package
	1	GND	35	GND
	2	ADIO_7	36	PE2
	3	ADIO_6	37	PE1
	4	ADIO_5	38	PE0
	5	ADIO_4	39	CSI
	6	ADIO_3	40	RESET
	7	ADIO_2	41	RD
	8	ADIO_1	42	CLKIN
	9	ADIO_0	43	PB7
	10	PC7	44	PB6
	11	PC6	45	PB5
	12	PC5	46	PB4
	13	PC4	47	PB3
	14	PC3	48	PB2
	15	PC2	49	PB1
	16	PC1	50	PB0
	17	PC0	51	GND
	18	VCC	52	VCC
	19	GND	53	PD7
	20	PA7	54	PD6
	21	PA6	55	PD5
	22	PA5	56	PD4
	23	PA4	57	PD3
	24	PA3	58	PD2
	25	PA2	59	PD1
	26	PA1	60	PD0
	27	PA0	61	ADIO_15
	28	Vstdby	62	ADIO_14
	29	WR	63	ADIO_13
	30	PE7	64	ADIO_12
	31	PE6	65	ADIO_11
	32	PE5	66	ADIO_10
	33	PE4	67	ADIO_9
	34	PE3	68	ADIO_8


PSD4XX Pin Assignments	Pin No.	80-Pin TQFP Package	Pin No.	80-Pin TQFP Package
	1	PC7	41	PB7
	2	PC6	42	PB6
	3	PC5	43	PB5
	4	PC4	44	PB4
	5	PC3	45	PB3
	6	PC2	46	PB2
	7	PC1	47	PB1
	8	PC0	48	PB0
	9	V _{CC}	49	GND
	10	V _{CC}	59	GND
	11	GND	51	V _{CC}
	12	GND	52	V _{CC}
	13	PA7	53	PD7
	14	PA6	54	PD6
	15	PA5	55	PD5
	16	PA4	56	PD4
	17	PA3	57	PD3
	18	PA2	58	PD2
	19	PA1	59	PD1
	20	PA0	60	PD0
	20	NC	61	NC
	21	NC	62	ADIO_15
	23	Vstdby	63	ADIO_13
	23	WR	64	ADIO_14 ADIO_13
	24	PE7	65	ADIO_13 ADIO_12
	25	PE7 PE6	66	ADIO_12 ADIO_11
	20	PE5	67	ADIO_11 ADIO_10
	28	PE4 PE3	68 69	ADIO_9 ADIO_8
	29		69 70	GND
	30 31	GND GND	70 71	GND
	31	PE2	71 72	
				ADIO_7
	33	PE1 PE0	73 74	ADIO_6
	34			ADIO_5
	35	CSI	75 76	ADIO_4
	36	RESET	76 77	ADIO_3
	37	RD	77	ADIO_2
	38	CLKIN	78	ADIO_1
	39	NC	79	ADIO_0
	40	NC	80	NC





Uß

5-106



ZPSD4XX Product	ZPSD4XX family devices are available in a wide range of product selections. Options and combinations include:
Ordering Information	Architecture Speed (Access Time) Memory Size
	Configuration Mask Programmability
	Operating Temperature Range Supply Voltages Packages
	Please contact your local WSI Sales Representative or Distributor for the ZPSD4XX product

Please contact your local WSI Sales Representative or Distributor for the ZPSD4XX product selection that best fits your application and objectives.

As of the print date of this databook, all ZPSD4XXV versions are classified as "Preliminary".



ZPSD4XXV Errata

The following errata specifications are in effect for Revision C (ZPSD4XXV-C) low voltage products. Revision D products are scheduled to be released in the second half of 1997 and will meet the data sheet specifications.

Timing Errata:

			20
Symbol	Parameter	Data Sheet Specification	Errata Specification
t _{RLQV}	RD to Data Valid 8/16-Bit Bus	40	50
t _{RLQV}	RD to Data Valid 8-Bit Bus, 8031 Separate Mode	50	57
t _{WHPV}	Trailing Edge of WR to Port Output Valid	40	50
t _{AVQV(PA)}	Address Valid to Data Valid	65	95
t _{SLQV(PA)}	CS Valid to Data Valid	80	100
t _{DVQV(PA)}	Data In to Data Out Valid	28	35
t _{WLQV(PA)}	WR to Data Propagation Delay	50	60
ts	Input Setup Time	35	45
t _{CHA}	Clock High Time	16	25

CMiser Errata

The "CMiser" function on the current "REVISION C" ZPSD4XXV devices does not operate correctly. Programming the CMiser bit will cause these devices to fail to meet AC specifications. WSI plans to introduce "REVISION D" devices that meet all specifications, including those for which the CMiser is programmed.

In the meantime, you may design with the current devices. When the new REVISION D becomes available, just change your design file by enabling CMiser to achieve the lowest power possible. Or, contact your WSI representative for other low voltage, low power solutions.

us