AD3500/ADA3500 User's Manual

Real Time Devices USA, Inc.

"Accessing the Analog World".

Publication No. 3500-5/1/97

AD3500/ADA3500 User's Manual



REAL TIME DEVICES USA, INC. Post Office Box 906 State College, Pennsylvania 16804 USA Phone: (814) 234-8087 FAX: (814) 234-5218

Published by Real Time Devices USA, Inc. P.O. Box 906 State College, PA 16804 USA

Copyright © 1997 by Real Time Devices, Inc. All rights reserved

Printed in U.S.A.

Table of Contents

INTRODUCTION	<i>i</i> -1
Analog-to-Digital Conversion	<i>i</i> -3
Digital-to-Analog Conversion (ADA3500)	
8254 Timer/Counters	<i>i</i> -4
Digital I/O	
What Comes With Your Board	<i>i</i> -4
Board Accessories	
Hardware Accessories	
Using This Manual	
When You Need Help	<i>i</i> -5
CHAPTER 1 — BOARD SETTINGS	1-1
Factory-Configured Switch and Jumper Settings	
P10— P3 Signal Select (Factory Setting: P3-43, OT1; P3-44, OT2)	
P9— User TC Clock/Gate Source Select (Factory Setting: See Figure 1-3)	
S1 — Base Address (Factory Setting: 300 hex (768 decimal))	
S2 — Single-Ended Input with Dedicated Ground (Factory Setting: OPEN)	
S3 — Differential Input Ground Reference (Factory Setting: OPEN)	
P5, P6, P7 and P8, Pull-up/Pull-down Resistors on Digital I/O Lines	
CHAPTER 2 — BOARD INSTALLATION	2-1
Board Installation	
External I/O Connections	
Connecting the Analog Input Pins	
Connecting the Analog Outputs	
Connecting the Timer/Counters and Digital I/O	
Running the 3500DIAG Diagnostics Program	
CHAPTER 3 — HARDWARE DESCRIPTION	
A/D Conversion Circuitry	
Analog Inputs	
Channel-gain Scan Memory	
A/D Converter	
1024 Sample Buffer	
Data Transfer	
D/A Converters (ADA3500)	
Timer/Counters	
Digital I/O	
CHAPTER 4 — I/O MAPPING	4-1
Defining the I/O Map	
BA + 0: Clear/Program Clear Register (Read/Write)	
BA + 2: Read Status/Program Control Register (Read/Write)	
BA + 4: Read Converted Data/Load Channel-Gain & Digital Data (Read/Write)	
BA + 6: Start Convert/Program Trigger Modes (Read/Write)	
BA + 8: Load DAC Sample Counter/Program IRQ Source & Channel (Read/Write)	
BA + 10: Update DAC/Program DAC Configuration Register (Read/Write)	

BA + 12: Load A/D Delay Counter/D/A Converter 1 Data (Read/Write)	4-13
BA + 14: Load A/D Sample Counter/D/A Converter 2 Data (Read/Write)	
BA + 16: TC Counter 0 (Read/Write)	
BA + 18: TC Counter 1 (Read/Write)	4-14
BA + 20: TC Counter 2 (Read/Write)	4-14
BA + 22: Timer/Counter Control Word (Write Only)	4-14
BA + 24: Digital I/O Port 0 (Port 2), Bit Programmable Port (Read/Write)	
BA + 26: Digital I/O Port 1 (Port 3), Byte Programmable Port (Read/Write)	4-15
BA + 28: Read/Program Port 0 (Port 2) Direction/Mask/Compare Registers (Read/Write)	
BA + 30: Read Digital IRQ Status/Program Digital Mode (Read/Write)	
Programming the 3500	
Clearing and Setting Bits in a Port	4-17
CHAPTER 5 — A/D CONVERSIONS	5-1
Before Starting Conversions: Initializing the Board	
Before Starting Conversions: Programming Channel, Gain and Input Type	
Before Starting Conversions: Programming the Channel-Gain Table	
16-Bit A/D Table	
Channel Select, Gain Select and Input Type	
Pause Bit	
Skip Bit	5-5
8-Bit Digital Table	5-6
Setting Up A/D and Digital Tables	5-6
Using the Channel-gain Table for A/D Conversions	5-7
Channel-gain Table and Throughput Rates	
Channel-gain Data Store Enable (BA + 2, bit 4)	
A/D Conversion Modes	
Types of Conversions	
Starting an A/D Conversion	
Monitoring Conversion Status	
Halting Conversions	
Reading the Converted Data	
Reading Data with the Channel-gain Data Store Bit Disabled	
Reading Data with the Channel-gain Data Store Bit Enabled	
Programming the Pacer Clock	
Selecting 16-bit or 32-bit Pacer Clock	
Programming Steps Programming the Burst Clock	
Programming the Sample Counter Using the Sample Counter to Create Large Data Arrays	
CHAPTER 6 — DATA TRANSFERS USING DMA	
Choosing a DMA Channel	
Allocating a DMA Buffer	
Calculating the Page and Offset of a Buffer	
Setting the DMA Page Register	
The DMA Controller	
DMA Mask Register	
DMA Mode Register Programming the DMA Controller	
Programming the 3500 for DMA	
Monitoring for DMA Done	
Dual DMA Mode	
Common DMA Problems	

CHAPTER 7 — INTERRUPTS	
Software Selectable Interrupt Sources	
Software Selectable Interrupt Channel	
Advanced Digital Interrupts	
Event Mode	
Match Mode	
Sampling Digital Lines for Change of State	
Basic Programming For Interrupt Handling	
What Is an Interrupt?	
Interrupt Request Lines	
8259 Programmable Interrupt Controller	
Interrupt Mask Register (IMR)	
End-of-Interrupt (EOI) Command	
What Exactly Happens When an Interrupt Occurs?	
Using Interrupts in Your Programs	
Writing an Interrupt Service Routine (ISR)	
Saving the Startup Interrupt Mask Register (IMR) and Interrupt Vector	
Restoring the Startup IMR and Interrupt Vector	
Common Interrupt Mistakes	
CHAPTER 8 — D/A CONVERSIONS	
1024 Sample Buffer	8-4
DAC Cycle Bit	
DMA Transfer	
DAC Sample Counter	
CHAPTER 9 — TIMER/COUNTERS	
CHAPTER 10 — DIGITAL I/O	
Port 0 and Port 2, Bit Programmable Digital I/O	10-3
Advanced Digital Interrupts: Mask and Compare Registers	
Port 1 and Port 3, Port Programmable Digital I/O	
Resetting the Digital Circuitry	
Strobing Data into Port 0	
CHAPTER 11 — EXAMPLE PROGRAMS	
C Programs	
Quick Basic Programs	
CHAPTER 12 — CALIBRATION	
Required Equipment	
A/D Calibration	
Gain Adjustment	
D/A Calibration	
APPENDIX A — AD3500/ADA3500 SPECIFICATIONS	A-1
APPENDIX B — P3 & P4 CONNECTOR PIN ASSIGNMENTS	B-1
APPENDIX C — COMPONENT DATA SHEETS	C-1
APPENDIX D — WARRANTY	D-1

List of Illustrations

1-1	Board Layout Showing Factory-Configured Settings	
1-2	P3 Signal Select Jumpers, P10	
1-3	User TC Clock/Gate Sources Jumpers, P9	
1-4	User TC Circuit Diagram	
1-5	Base Address Switch, S1	
1-6	8-Position DIP Switch	
1-7	Ports 0, 1, 2 and 3 Pull-up/Pull-down Resistor Connections	
2-1	P3 & P4 I/O Connector Pin Assignments	
2-2	3500 Input Connection Diagram	
3-1	3500 Block Diagram	
3-2	Timer/Counter Circuit Block Diagram	
4-1	Using the Skip Bit	
5-1	Setting the Skip Bit	
5-2	Timing Diagram for Sampling Channels 1 and 4	
5-3	A/D Conversion Select Circuitry	
5-4	External Trigger Single Cycle Vs. Repeat Cycle	
5-5	Timing Diagram, Single Conversion	
5-6	Timing Diagram, Multiple Conversions	
5-7	Timing Diagram, Random Channel Scan	
5-8	Timing Diagram, Programmable Burst	
5-9	Timing Diagram, Programmable Multiscan	
5-10	Sample Buffer Circuitry	
5-11	Pacer Clock Block Diagram	
5-12	Timing Diagram for Cycling the Sample Counter	
7-1	Digital Interrupt Timing Diagram	
9-1	User TC Circuit Diagram	
12-1	Board Layout	

INTRODUCTION

i-2

The AD3500 and ADA3500 DataMaster[™] boards turn your IBM[®] PC-AT or compatible computer into a high-speed, high-performance data acquisition and control system. Installed within a single expansion slot in the computer, these boards feature:

- 8 differential, 8 single-ended with dedicated grounds, or 16 single-ended analog input channels,
- 16-bit, 10 microsecond analog-to-digital converter with 100 kHz AT throughput,
- ±10 volt input range,
- Programmable gains of 1, 2, 4, 8, 16, 32, 64 & 128,
- 1024 x 24 channel-gain scan memory with skip bit,
- Software, pacer clock and external trigger modes,
- Scan, burst and multiburst using the channel-gain table,
- 16-bit programmable high speed sample counter and 16-bit delay counter,
- A/D DMA transfer,
- 1024 sample A/D buffer for gap-free high speed sampling under Windows[™] and DOS
- Pre-, post- and about-trigger modes,
- 16 bit programmable digital I/O lines with Advanced Digital Interrupt modes,
- 16 port programmable digital I/O lines,
- Twelve 16-bit timer/counters (three available to user) and on-board 8 MHz clock,
- Two 16-bit, 10 microsecond digital-to-analog output channels with 100 kHz throughput (ADA3500 only),
- ± 10 volt analog output range,
- D/A DMA transfer,
- Two 1024 sample D/A buffers for gap-free high speed output under Windows™ and DOS
- Programmable interrupt source,
- Windows[™] example programs in Visual Basic and C,
- DOS example programs with source code in BASIC and C,
- Diagnostics software.

The following paragraphs briefly describe the major functions of the 3500. A detailed discussion of board functions is included in subsequent chapters.

Analog-to-Digital Conversion

The 3500 is software configurable on a channel-by-channel basis for up to 16 single-ended or 8 differential analog inputs. In addition, an on-board switch allows you to set any of eight inputs as single-ended with dedicated ground. Overvoltage protection to ± 12 volts is provided at the inputs. The common mode input voltage for differential operation is ± 10 volts.

A/D conversions are typically performed in 10 microseconds, and the maximum throughput rate of the board is 100 kHz. Conversions are controlled by software command, by an on-board pacer clock, by using triggers to start and stop sampling, or by using the sample counter to acquire a specified number of samples. Several trigger sources can be used to turn the pacer clock on and off, giving you exceptional flexibility in data acquisition. Scan, burst, and multiburst modes are supported by using the channel-gain scan memory. A first in, first out (FIFO) sample buffer helps your computer manage the high throughput rate of the A/D converter by acting as an elastic storage bin for the converted data. Even if the computer does not read the data as fast as conversions are performed, conversions can continue until the FIFO is full.

The converted data can be transferred to PC memory in one of three ways. Direct memory access (DMA) transfer supports conversion rates of up to 100,000 samples per second. Data also can be transferred using the programmed I/O mode or the interrupt mode. A special interrupt mode using a REP INS (Repeat Input String) instruction supports very high speed data transfers. By generating an interrupt when the FIFO's half-full flag is set, a REP INS instruction can be executed, transferring data to PC memory and emptying the FIFO buffer at the maximum rate allowed by the data bus.

The mode of transfer and DMA channel are chosen through software. The PC data bus is used to read and/or transfer data to PC memory. In the DMA transfer mode, you can make continuous transfers directly to PC memory without going through the processor.

Digital-to-Analog Conversion (ADA3500)

The digital-to-analog (D/A) circuitry features two independent 16-bit analog output channels with a range of -10 to +10 volts. Each channel has it's own 1024 sample buffer for data storage before being output. Data can be continuosly written to the buffer producing a non-repetetive output waveform or a set of data can be written into the buffer and continuosly cycled to produce a repeating waveform. Data can be written into the output buffers by I/O instruction or by DMA transfer. Updating of the analog outputs can be done through software or by several different clocks and triggers. The outputs can be updated simultaneously or independently.

8254 Timer/Counters

Four 8254 programmable interval timers provide twelve (three each) 16-bit, 8 MHz timer/counters to support a wide range of board operations and user timing and counting functions. Nine of the 16-bit timer/counters are used for board operation. Two are used for the pacer clock, one is used for the burst clock, one is used for the A/D sample counter, one is used for the A/D delay counter, two are used for D/A output clocks and two are used for D/A sample counters. The three remaining timer/counters are available for user functions.

Digital I/O

The 3500 has 32 buffered TTL/CMOS digital I/O lines which are grouped in 2 digital I/O chips each with eight independent, bit programmable lines at Port 0 and Port 2, and an 8-bit programmable port at Port 1 and Port 3. The bit programmable lines support RTD's two Advanced Digital Interrupt modes. An interrupt can be generated when any bit changes value (event interrupt), or when the lines match a programmed value (match interrupt). For either mode, masking can be used to monitor selected lines. Bit configurable pull-up or pull-down resistors are provided for all 32 lines. Instructions for activating these pull-up/pull-down resistors are given at the end of Chapter 1, *Board Settings*. Port 0 and Port 1 are accessed through the rear P3 connector. Port 2 and Port 3 are accessed at the on-board P4 connector.

What Comes With Your Board

You receive the following items in your board package:

- AD3500 or ADA3500 DAS board
- Windows[™] example programs in Visual Basic and C
- Example programs in BASIC and C with source code & diagnostics software
- User's manual

If any item is missing or damaged, please call Real Time Devices' Customer Service Department at (814) 234-8087. If you require service outside the U.S., contact your local distributor.

Board Accessories

In addition to the items included in your 3500 package, Real Time Devices offers a full line of software and hardware accessories. Call your local distributor or our main office for more information about these accessories and for help in choosing the best items to support your board's application.

Hardware Accessories

Hardware accessories for the 3500 include the TMX32 analog input expansion board with thermocouple compensation which can expand a single input channel on your 3500 to 16 differential or 32 single-ended input channels, the OP series optoisolated digital input boards, the MR series mechanical relay output boards, the OR16 optoisolated digital input/mechanical relay output board, the USF8 universal sensor interface with sensor excitation, the TS16 thermocouple sensor board, the TB50 terminal board and XB50 prototype/terminal board for easy signal access and prototype development, and XD50 twisted pair wire flat ribbon cable assembly for external interfacing.

Using This Manual

This manual is intended to help you install your new board and get it running quickly, while also providing enough detail about the board and its functions so that you can enjoy maximum use of its features even in the most complex applications. We assume that you already have an understanding of data acquisition principles and that you can customize the example software or write your own application programs.

When You Need Help

This manual and the example programs in the software package included with your board provide enough information to properly use all of the board's features. If you have any problems installing or using this board, contact our Technical Support Department, (814) 234-8087, during regular business hours, eastern standard time or eastern daylight time, or send a FAX requesting assistance to (814) 234-5218. When sending a FAX request, please include your company's name and address, your name, your telephone number, and a brief description of the problem. You can also contact us through our E-mail address **techsupport@rtdusa.com**.

i-6

CHAPTER 1

BOARD SETTINGS

The AD3500 and ADA3500 have jumper and switch settings you can change if necessary for your application. The board is factory-configured as listed in the table and shown on the layout diagram in the beginning of this chapter. Should you need to change these settings, use these easy-to-follow instructions before you install the board in your computer.

Also note that by setting the jumpers as desired on header connectors P5, P6, P7 and P8, you can configure each digital I/O line to be pulled up or pulled down. This procedure is explained at the end of this chapter.

1-2

Factory-Configured Switch and Jumper Settings

Table 1-1 lists the factory settings of the user-configurable jumpers and switches on the 3500. Figure 1-1 shows the board layout and the locations of the factory-set jumpers. The following paragraphs explain how to change the factory settings. Pay special attention to the setting of S1, the base address switch, to avoid address contention when you first use your board in your system.

	Table 1-1 Factory Setting	S
Switch/ Jumper	Function Controlled	Factory Settings (Jumpers Installed)
P5	Activates pull-up/ pull-down resistors on Port 2 digital I/O lines	All bits pulled up (jumpers installed between COM & V)
P6	Activates pull-up/ pull-down resistors on Port 3 digital I/O lines	All bits pulled up (jumpers installed between COM & V)
P7	Activates pull-up/ pull-down resistors on Port 0 digital I/O lines	All bits pulled up (jumpers installed between COM & V)
P8	Activates pull-up/ pull-down resistors on Port 1 digital I/O lines	All bits pulled up (jumpers installed between COM & V)
P9	Sets the clock and gate source for User TC Counters 0, 1 & 2	Counters cascaded with 8 MHz clock source and +5V gate source (see Figure 1-3)
P10	Selects the signals available at P3, pins 43 and 44	P3-43: OT1; P3-44: OT2
S1	Sets the base address	300 hex (768 decimal)
S2	When CLOSED, provides a dedicated ground for the corresponding single-ended input channel	OPEN (no ground connection)
S3	When CLOSED, provides a separate ground reference for the corresponding differential input channel through a 10K resistor	OPEN (no connection to 10K)




Fig. 1-1 — Board Layout Showing Factory-Configured Settings

P10 — P3 Signal Select (Factory Setting: P3-43, OT1; P3-44, OT2)

This header connector, shown in Figure 1-2, lets you select the output signal from the board that is present at I/O connector P3, pins 43 and 44. The left four locations are used to select the signal at P3-43: the output from digital interrupt 2 (DIG2), digital interrupt 1 (DIG1), User TC Counter 1 output (OT1) or User TC Counter 0 output (OT0). The remaining two locations are used to select the signal at P3-44: the output from User TC Counter 1 (OT1) or User TC Counter 2 (OT2).




Fig. 1-2 — P3 Signal Select Jumpers, P10

P9 — User TC Clock/Gate Source Select (Factory Settings: See Figure 1-3)

This header connector, shown in Figure 1-3, lets you select the clock and gate sources for User TC Counters 0, 1, and 2, the 16-bit timer/counters available for user functions. Figure 1-4 shows a block diagram of the User TC circuitry to help you in making these connections.

The top two groups of pins labeled CLK0 and GATE0 on the left side are the clock and gate sources for Counter 0. The three clock sources available are: OSC, the on-board 8 MHz clock; ECLK, the external clock source brought on board through I/O connector P3, pin 45; and EPCLK, an external pacer clock brought on board through I/O connector P3, pin 45; and EGTL, an external gate brought on board through I/O connector P3, pin 42; and EGT2, a second external gate brought on board through I/O connector P3, pin 46.

The next two groups of pins labeled CLK1 and GATE1 on the left side are the clock and gate sources for Counter 1. The four clock sources available are: OT0, the output of Counter 0 (for cascading counters); OSC, the on-board 8 MHz clock; ECLK, the external clock source brought on board through I/O connector P3, pin 45; and EPCLK, an external pacer clock brought on board through I/O connector P3, pin 41. The three gate sources are: +5V, which pulls the gate line high; EGT1, an external gate brought on board through I/O connector P3, pin 42; and EGT2, a second external gate brought on board through I/O connector P3, pin 46.

The bottom two groups of pins labeled CLK2 and GATE2 on the left side are the clock and gate sources for Counter 2. The four clock sources available are: OT1, the output of Counter 1 (for cascading counters); OSC, the on-board 8 MHz clock; ECLK, the external clock source brought on board through I/O connector P3, pin 45; and EPCLK, an external pacer clock brought on board through I/O connector P3, pin 41. The four gate sources are: +5V, which pulls the gate line high; EGT1, an external gate brought on board through I/O connector P3, pin 42; EGT2, a second external gate brought on board through I/O connector P3, pin 46; and OT1, the output of Counter 1.

The factory settings are shown in Figure 1-3. As shown, all three counters are cascaded, the clock source for Counter 0 is the on-board 8 MHz clock, and the gate source for all three counters is +5V.




Fig. 1-3 — User TC Clock/Gate Sources Jumpers, P9




Fig. 1-4 — User TC Circuit Diagram

S1 — Base Address (Factory Setting: 300 hex (768 decimal))

One of the most common causes of failure when you are first trying your board is address contention. Some of your computer's I/O space is already occupied by internal I/O and other peripherals. When the 3500 attempts to use I/O address locations already used by another device, contention results and the board does not work.

To avoid this problem, the 3500 has an easily accessible DIP switch, S1, which lets you select any one of 16 starting addresses in the computer's I/O. Should the factory setting of 300 hex (768 decimal) be unsuitable for your system, you can select a different base address simply by setting the switches to any one of the values listed in Table 1-2. The table shows the switch settings and their corresponding decimal and hexadecimal (in parentheses) values. Make sure that you verify the order of the switch numbers on the switch (1 through 4) before setting them. When the switches are pulled forward, they are OPEN, or set to logic 1, as labeled on the DIP switch package. When you set the base address for your board, record the value in the table inside the back cover. Figure 1-5 shows the DIP switch set for a base address of 300 hex (768 decimal).

Table 1-2 Base Address Switch Settings, S1			
Base Address Decimal / (Hex)	Switch Setting 4 3 2 1	Base Address Decimal / (Hex)	Switch Setting 4 3 2 1
512/(200)	0000	768/(300)	1000
544/(220)	0001	800/(320)	1001
576/(240)	0010	832/(340)	1010
608/(260)	0011	864/(360)	1011
640/(280)	0 1 0 0	896/(380)	1 1 0 0
672 / (2A0)	0 1 0 1	928 / (3A0)	1 1 0 1
704 / (2C0)	0 1 1 0	960/(3C0)	1 1 1 0
736/(2E0)	0 1 1 1	992/(3E0)	1 1 1 1
0 = closed, 1 = open			




Fig. 1-5 — Base Address Switch, S1

S2 — Single-Ended Input with Dedicated Ground (Factory Setting: OPEN (no grounded inputs))

The 8-position DIP switch S2 lets you connect any of eight input channels on the board as single-ended with dedicated ground. By closing the corresponding DIP switch (S2-1 is channel 1, S2-2 is channel 2, and so on), the input circuit is grounded. Figure 1-6 shows an 8-position DIP switch.

Note that if you are using a DIP switch on S3 to provide a separate ground reference through a 10 kilohm resistor for a differential input channel, the corresponding switch on S2 must be open (no connection to ground), or the 10K resistor will be bypassed. For a clearer understanding of the operation of S2 and S3, see the input connection diagram, Figure 2-2 on page 2-4.

S3 — Differential Input Ground Reference (Factory Setting: OPEN (no ground reference))

The 8-position DIP switch S3 lets you connect any differential input channel to a 10 kilohm pull-down resistor to provide a separate ground reference for signal sources that may require it. By closing the corresponding DIP switch (S2-1 is channel 1, S2-2 is channel 2, and so on), the input circuit is connected through a 10K resistor. Figure 1-6 shows an 8-position DIP switch.

Note that if you are using a DIP switch on S3 to provide a separate ground reference through a 10 kilohm resistor for a differential input channel, the corresponding switch on S2 must be open (no connection to ground), or the 10K resistor will be bypassed. For a clearer understanding of the operation of S2 and S3, see the input connection diagram, Figure 2-2 on page 2-4.




Fig. 1-6 — 8-Position DIP Switch

P5, P6, P7 and P8, Pull-up/Pull-down Resistors on Digital I/O Lines

The 3500 has 32 TTL/CMOS compatible digital I/O lines which can be interfaced with external devices. These lines are divided into two groups: Port 0 and Port 2 with eight individual bit programmable lines, and Port 1 and Port 3 with eight port programmable lines. You can connect pull-up or pull-down resistors to any or all of these lines on a bit by bit basis. You may want to pull lines up for connection to switches. This will pull the line high when the switch is open. Or, you may want to pull lines down for connection to relays which control turning motors on and off. These motors turn on when the digital lines controlling them are high. By pulling these lines down, you can ensure that when the data acquisition system is first turned on, the motors will not switch on before the port is initialized.

10 k ohm pull-up/pull-down resistors are installed on the board, and jumpers are placed at the factory on P5, P6, P7 and P8 so that all 32 I/O lines are pulled up. Each bit is labeled on the board. P5 connects to the resistors for Port 2, P6 connects to the resistors for Port 3, P7 connects to the resistors for Port 0 and P8 connects to the resistors for Port 1. The pins are labeled G (for ground) on one end and V (for +5V) on the other end. The middle pin is common. Figure 1-7 shows these headers with the factory-installed jumpers, with the jumpers placed between the common pin (middle pin of the three) and the V pin (the left pin on each header). For pull-downs, install the jumper across the common pin (middle pin) and G pin (right pin on each header). To disable the pull-up/pull-down resistor, remove the jumper.




Fig. 1-7 — Ports 0, 1, 2 and 3 Pull-up/Pull-down Resistor Connections

CHAPTER 2

BOARD INSTALLATION

The 3500 is easy to install in your PC/AT or compatible computer. This chapter tells you step-by-step how to install and connect the board.

After you have installed the board and made all of your connections, you can turn your system on and run the 3500DIAG board diagnostics program included on your example software disk to verify that your board is working.

2-2

Board Installation

Keep the board in its antistatic bag until you are ready to install it in your computer. When removing it from the bag, hold the board at the edges and do not touch the components or connectors.

Before installing the board in your computer, check the jumper and switch settings. Chapter 1 reviews the factory settings and how to change them. If you need to change any settings, refer to the appropriate instructions in Chapter 1. Note that incompatible jumper settings can result in unpredictable board operation and erratic response.

To install the board:

- 1. Turn OFF the power to your AT computer.
- 2. Remove the top cover of the computer housing (refer to your owner's manual if you do not already know how to do this).
- 3. Select any unused expansion slot and remove the slot bracket.
- Touch the metal housing of the computer to discharge any static buildup and then remove the board from its antistatic bag.
- Holding the board by its edges, orient it so that its card edge (bus) connectors line up with the expansion slot connectors in the bottom of the selected expansion slot.
- 6. After carefully positioning the board in the expansion slot so that the card edge connectors are resting on the computer's bus connectors, gently and evenly press down on the board until it is secured in the slot.

NOTE: Do not force the board into the slot. If the board does not slide into place, remove it and try again. Wiggling the board or exerting too much pressure can result in damage to the board or to the computer.

7. After the board is installed, secure the slot bracket back into place and put the cover back on your computer. The board is now ready to be connected via the external I/O connector at the rear panel of your computer. Be sure to observe the keying when connecting your external cable to the I/O connector.

External I/O Connections

Figure 2-1 shows the 3500's P3 & P4 50-pin I/O connector pinout. Refer to these diagrams as you make your I/O connections.




Fig. 2-1 — P3 & P4 I/O Connector Pin Assignments

Connecting the Analog Input Pins

The 3500 provides flexible input connection capabilities to accommodate a wide range of sensors. You can mix single-ended, single-ended with dedicated ground, differential, and differential with a separate ground reference through a 10 kilohm resistor. Single-ended and differential are software selectable; dedicated grounds and ground references are connected by setting the DIP switches on S2 and S3 as described in Chapter 1. Figure 2-2 shows a general connection diagram. The following paragraphs describe how each type of connection can be made.

Single-Ended, No Dedicated GND. To configure a single-ended analog input with no dedicated grounds, connect the high side of the input signal to the selected analog input channel, AIN1 through AIN16, and connect the low side to any of the ANALOG GND pins available at the connector (pins 18, 20-22 on P3).

Single-Ended, Dedicated GND. To configure a single-ended analog input with dedicated ground, close the DIP switch for the selected channel on S2, connect the high side of the input signal to the selected analog input channel, AIN1 through AIN8, and connect the low side to its corresponding AGND (AIN1- through AIN8-). The board is programmed for the single-ended, dedicated ground mode by setting up BA + 4, bit 9 for differential and grounding the negative side of the input signal.

Differential. For differential inputs, your signal source may or may not have a separate ground reference. When using the differential mode, you may need to close the selected channel's DIP switch on S3 to provide a reference to ground for a signal source without a separate ground reference. When you close a DIP switch on S3, make sure that the corresponding DIP switch on S2 is open, or the resistor will be bypassed.

Connect the high side of the analog input to the selected analog input channel, AIN1+ through AIN8+, and connect the low side to the corresponding AIN- pin. Then, for signal sources with a separate ground reference, connect the ground from the signal source to an ANALOG GND (pins 18 and 20-22 on P3).




Fig. 2-2 — 3500 Input Connection Diagram

Connecting the Analog Outputs

For each of the two D/A outputs, connect the high side of the device receiving the output to the AOUT channel (P3-17 or P3-19) and connect the low side of the device to an ANALOG GND (P3-18 or P3-20).

Connecting the Timer/Counters and Digital I/O

For all of these connections, the high side of an external signal source or destination device is connected to the appropriate signal pin on the I/O connector, and the low side is connected to any DIGITAL GND.


Running the 3500DIAG Diagnostics Program

Now that your board is ready to use, you will want to try it out. An easy-to-use, menu-driven diagnostics program, 3500DIAG, is included with your example software to help you verify your board's operation. You can also use this program to make sure that your current base address setting does not contend with another device.

2-6

HARDWARE DESCRIPTION

This chapter describes the features of the AD3500 and ADA3500 hardware. The major circuits are the A/D, the D/A, the timer/counters, and the digital I/O lines.



The 3500 has four major circuits, the A/D, the D/A, the timer/counters, and the digital I/O lines. Figure 3-1 shows the block diagram of the board. This chapter describes the hardware which makes up the major circuits.

Fig. 3-1 — 3500 Block Diagram

A/D Conversion Circuitry

The 3500 board performs analog-to-digital conversions on up to 16 software-selectable analog input channels. The following paragraphs describe the A/D circuitry.

Analog Inputs

The input voltage range is -10 to +10 volts. Software programmable binary gains of 1, 2, 4, 8, 16, 32, 64, and 128 let you amplify lower level signals to more closely match the board's input ranges. Overvoltage protection to ± 12 volts is provided at the inputs.

Channel-gain Scan Memory

The channel-gain scan memory lets you sample channels in any order, at high speeds, with a different gain on each channel. This 1024 x 24-bit memory supports complex channel-gain scan sequences, including digital output control. Using the digital output control feature, you can control external input expansion boards such as the TMX32 to expand channel capacity up to 512 channels. When used, these control lines are output on Port 1. When the digital lines are not used for this feature, they are available for other digital control functions.

A skip bit is provided in the channel-gain data word to support different sampling rates on different channels. When this bit is set, no A/D conversion is performed on the selected channel. Chapters 4 and 5 detail this feature.

A/D Converter

The 16-bit successive approximation A/D converter accurately digitizes dynamic input voltages in 10 microseconds, for a maximum throughput rate of 100 kHz. The converter IC contains a sample-and-hold amplifier, a 16-bit A/D converter, a 2.5-volt reference, a clock, and a digital interface to provide a complete A/D conversion function on a single chip. Its low power CMOS logic combined with a high precision, low noise design give you accurate results.

Conversions are controlled by software command, by pacer clock, by using triggers to start and stop sampling, or by the sample counter to acquire a specified number of samples. An on-board or external pacer clock can be used to control the conversion rate. Conversion modes are described in Chapter 5, *A/D Conversions*.

1024 Sample Buffer

A first in, first out (FIFO) 1024 sample buffer helps your computer manage the high throughput rate of the A/D converter by providing an elastic storage bin for the converted data. Even if the computer does not read the data as fast as conversions are performed, conversions will continue until a FIFO full flag is sent to stop the converter.

The sample buffer does not need to be addressed when you are writing to or reading from it; internal addressing makes sure that the data is properly stored and retrieved. All data accumulated in the sample buffer is stored intact until the PC is able to complete the data transfer. Its asynchronous operation means that data can be written to or read from it at any time, at any rate. When a transfer does begin, the data first placed in the FIFO is the first data out.

Data Transfer

The converted data can be transferred to PC memory in one of three ways. Direct memory access (DMA) transfer supports conversion rates of up to 100,000 samples per second. Data also can be transferred using the programmed I/O mode or the interrupt mode. A special interrupt mode using a REP INS (Repeat Input String) instruction supports very high speed data transfers. By generating an interrupt when the FIFO's half full flag is set, a REP INS instruction can be executed, transferring data to PC memory and emptying the sample buffer at the maximum rate allowed by the data bus.

The PC data bus is used to read and/or transfer data to PC memory. In the DMA transfer mode, you can make continuous transfers directly to PC memory without going through the processor.

The converted data is stored in a 16-bit word read at BA + 4.

D/A Converters (ADA3500)

The digital-to-analog (D/A) circuitry features two independent 16-bit analog output channels with output ranges of -10 to +10 volts. Each channel has it's own 1024 sample buffer for data storage before being output. Data can be continuosly written to the buffer producing a non-repetetive output waveform or a set of data can be written into the buffer and continuosly cycled to produce a repeating waveform. Data can be written into the output buffers by I/O instruction or by DMA transfer. Updating of the analog outputs can be done through software or by several different clocks and triggers. The outputs can be updated simultaneously or independently.




Fig. 3-2 — Timer/Counter Circuit Block Diagram

Timer/Counters

Four 8254 programmable interval timers provide twelve 16-bit, 8-MHz timer/counters to support a wide range of timing and counting functions. Figure 3-2 shows the timer/counter block diagram.

The 8254 at U50 is the Clock TC. Two of its 16-bit timer/counters, Counter 0 and Counter 1, are cascaded and reserved for the pacer clock. The pacer clock is described in Chapter 5. The third timer/counter in the Clock TC, Counter 2, is the burst clock.

The 8254 at U51 is the Counter1 TC. Counter 0 is the A/D sample counter, Counter 1 is the A/D delay counter, and Counter 2 is the D/A 2 sample counter.

The 8254 at U52 is the Counter2 TC. Counter 0 is the D/A 1 clock, Counter 1 is the D/A 2 clock, and Counter 2 is the D/A 1 sample counter.

The 8254 at U53 is the User TC. All three counters on this chip are available for user functions.

Each 16-bit timer/counter has two inputs, CLK in and GATE in, and one output, timer/counter OUT. Each can be programmed as binary or BCD down counters by writing the appropriate data to the command word, as described in Chapter 4. The command word also lets you set up the mode of operation. The six programmable modes are:

Event Counter (Interrupt on Terminal Count)		
Hardware-Retriggerable One-Shot		
Rate Generator		
Square Wave Mode		
Software-Triggered Strobe		
Hardware Triggered Strobe (Retriggerable)		

These modes are detailed in the 8254 Data Sheet, reprinted from Intel in Appendix C.

Digital I/O

The 32 digital I/O lines can be used to transfer data between the computer and external devices. Sixteen lines are bit programmable and sixteen lines are byte, or port, programmable.

Port 0 and Port 2 each provide eight bit programmable lines which can be independently set for input or output. These ports support RTD's two Advanced Digital Interrupt modes. An interrupt can be generated when the lines match a programmed value or when any bit changes its current state. A Mask Register lets you monitor selected lines for interrupt generation.

Port 1 and Port 3 can each be programmed as an 8-bit input or output port.

Chapter 10 details digital I/O operations and Chapter 7 explains digital interrupts.

CHAPTER 4

I/O MAPPING

This chapter provides a complete description of the I/O map for the AD3500 and ADA3500, general programming information, and how to set and clear bits in a port.

4-2

Defining the I/O Map

The I/O map for the AD3500 and ADA3500 is shown in Table 4-1 below. As shown, the board occupies 32 consecutive I/O port locations.


Because of the 16-bit structure of the AT bus, every other address location is used. Our programming structure uses the 16-bit command for reading/writing all locations except for programming the 8254 and digital lines. These require 8-bit read/write operations.

The base address (designated as BA) can be selected using DIP switch S1, located on the top edge of the board as described in Chapter 1, *Board Settings*. This switch can be accessed without removing the board from the computer. The following sections describe the register contents of each address used in the I/O map.

Register Description	Read Function	Write Function	Address * (Decimal)
Clear / Clear Mask Register	Clears board circuits programmed by a write to this address	Sets the board circuits to be cleared	BA + 0
Read Board Status / Set Control Register	Read board status word	Program 3500 control register	BA + 2
Read Converted Data / Load Channel-Gain Data	Read 16-bit converted data	Load channel & gain; Load A/D & digital data into channel-gain table	BA + 4
Start Convert / Set Trigger Modes	Software start convert	Program triggers and clocks	BA + 6
Initialize DAC Sample Counter/IRQ Source & Channel	Provides a software trigger to load DAC sample counter	Select IRQ sources and channels	BA + 8
Update DACs/DAC Configuration Register	Update D/A converter outputs	Program DAC1 and DAC2 configuration (ADA3500)	BA + 10
Initialize A/D Delay Counter/D/A Converter 1	Provides software trigger to load A/D delay counter	Load DAC1 fifo (ADA3500)	BA + 12
Initialize A/D Sample Counter/D/A Converter 2	Provides software trigger to load A/D sample counter	Load DAC2 fifo (ADA3500)	BA + 14
8254 TC Counter 0 (TC selected at BA + 2)	Read value in TC Counter 0	Load count in TC Counter 0	BA + 16
8254 TC Counter 1 (TC selected at BA + 2)	Read value in TC Counter 1	Load count in TC Counter 1	BA + 18
8254 TC Counter 2 (TC selected at BA + 2)	Read value in TC Counter 2	Load count in TC Counter 2	BA + 20
8254 TC Control Word (TC selected at BA + 2)	Reserved	Program counter mode for TC	BA + 22
Digital I/O Port 0 (Bit Programmable)	Read Port 0 or Port 2 digital input lines	Program Port 0 or Port 2 digital output lines	BA + 24
Digital I/O Port 1 (Port Programmable)	Read Port 1 or Port 3 digital input lines	Program Port 1 or Port 3 digital output lines	BA + 26
Port 0 Clear/ Direction/Mask/Compare	Clear digital IRQ status flag/read Port 0 direction, mask or compare register (dependent on BA + 30)	Clear digital chip/program Port 0 direction, mask or compare register (dependent on BA + 30)	BA + 28
Read Digital I/O Status/ Set Digital Control Register	Read digital status word	Program digital control register & digital interrupt enable	BA + 30

BA + 0: Clear/Program Clear Register (Read/Write)

16-bit operation. A read clears selected circuits on the board, depending on the value programmed at this same address, as described in the following paragraph.



The value programmed in this register determines which clear, enable, and reset operations are carried out when a read at BA + 0 is executed. Setting a bit high clears or enables the defined operation. This register's bits are described below:

- Bit 0 When high (bit 0 = 1), clears, or resets, the board. Resets the board and initializes the A/D converter.
- Bit 1 When high (bit 1 = 1), clears the sample buffer. Empties out all data in the FIFO, sets the FIFO empty
 - flag low (BA + 2, bit 0) and clears the HALT flag (BA + 2, bit 1), enabling A/D conversions.
- Bit 2 When high (bit 2 = 1), clears the A/D DMA done flag at BA + 2, bit 2.
- Bit 3 When high (bit 3 = 1), clears the DAC1 DMA done flag at BA + 2, bit 14.
- Bit 4 When high (bit 4 = 1), clears the DAC2 DMA done flag at BA + 2, bit 15.
- Bit 5 When high (bit 5 = 1), clears the channel-gain table. Erases the data entered into the channel-gain table.
- Bit 6 When high (bit 6 = 1), resets the channel-gain table. Resets the channel-gain table's starting point to the beginning of the table.
- Bit 7 Reserved.
- Bit 8 Reserved.
- Bit 9 Reserved.
- Bit 10 When high (bit 10 = 1), clears the IRQ1 request and status bit.
- Bit 11 When high (bit 11 = 1), clears the IRQ2 request and status bit.
- Bit 12 When high (bit 12 = 1), clears the DAC1 fifo.
- Bit 13 When high (bit 13 = 1), clears the DAC2 fifo.
- Bit 14 When high (bit 14 = 1), resets the DAC1 fifo pointer to the beginning of the fifo.
- Bit 15 When high (bit 15 = 1), resets the DAC2 fifo pointer to the beginning of the fifo.

For example, if you want to clear the FIFO and DMA done flag, you would write a 6 to this address to set bits 1 and 2 high, followed by a read to carry out the clear operation.


Clear FIFO and DMA Done Flag (value written = 6):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

BA + 2: Read Status/Program Control Register (Read/Write)

16-bit operation.


Status Register:



A read provides the status bits defined below. Starting with bit 0, these status bits show:

- Bit 0 Goes high when there is something in the A/D sample buffer (FIFO).
- Bit 1 Goes high and halts A/D conversions when the sample buffer is full (this is useful whenever you are emptying the buffer at a slower rate than you are taking data). A clear FIFO written to BA + 0 (bit 1 set high) clears the sample buffer and this flag.
- Bit 2 Goes high when an A/D DMA transfer is completed (active in DMA mode only).
- Bit 3 Goes high when the DMA transfer for the first channel (set at BA + 2, bits 13 and 12) is complete. This flag is used in dual channel DMA mode to signal when the switch is made to the second channel. Dual channel DMA transfer is explained in more detail in Chapter 6, *DMA Transfers*.
- Bit 4 Shows the status of the burst clock gate (useful when using external triggering).
- Bit 5 Shows the status of the pacer clock gate (useful when using external triggering).
- Bit 6 Shows the start convert delay status. Goes high when the delay is over and sampling has started.
- Bit 7 Shows the stop convert about trigger status. Goes high after the about trigger has occurred.
- Bit 8 Shows when an Advanced Digital Mode interrupt has occurred. In this manual, the term digital interrupt specifically refers to an interrupt generated by the bit programmable digital I/O Port 0 Advanced Digital Interrupt circuitry.
- Bit 9 Reserved.
- Bit 10 This bit is low when the DAC 1 fifo is empty.
- Bit 11 This bit is low when the DAC 2 fifo is empty.
- Bit 12 This bit is low when the DAC 1 fifo is full.
- Bit 13 This bit is low when the DAC 2 fifo is full.
- Bit 14 Goes high when a DAC1 DMA transfer is completed (active in DMA mode only).
- Bit 15 Goes high when a DAC2 DMA transfer is completed (active in DMA mode only).

Control Register:



A write to BA + 2 sets up the Control Register shown above:

- Bits 0 and 1 The setting of these bits determines where the data written at BA + 4 is stored. When bits 1 and 0 are 00, channel-gain data is loaded into the channel-gain latch. When bits 1 and 0 are 01, channel-gain data is loaded into the A/D Table of the channel-gain scan memory. When bits 1 and 0 are 10, digital data is loaded into the Digital Table of the channel-gain scan memory.
- Bits 2 and 3 These bits are used to enable/disable the A/D and Digital Tables in the channel-gain scan memory. When bits 3 and 2 are 00, the channel-gain scan memory is disabled and the data written to the channel-gain latch will be used for A/D conversions. When bits 3 and 2 are 01, the A/D Table in the channel-gain scan memory is activated to be used for A/D conversions. When bits 3 and 2 are 11, both the A/D and Digital Tables in the channel-gain scan memory are activated to be used for A/D conversions. Note that while you can enable, disable, and then re-enable the channel-gain table in the middle of taking a set of data, it is not recommended that you do this. One entry in the table is skipped each time the table is disabled and re-enabled unless reset table at BA + 0 is used to reset the table pointer.
- Bit 4 When enabled, the 16-bit channel-gain table entry for each conversion is stored in the sample buffer along with the converted data. The order of storage in the buffer is channel-gain table data, followed by the converted data.
- Bits 5 and 6 Selects the 8254 timer/counter to be programmed at BA + 16 through BA + 22. The Clock TC is the pacer clock/burst clock timer; the Counter1 TC is the A/D sample counter, A/D delay counter, and D/A 2 sample counter; the Counter2 TC is the DAC 1 & 2 clocks and D/A 1 sample counter; and the User TC is the user timer/counter.
- Bit 7 When enabled (set to 0), the A/D sample counter counts down once and stops the pacer clock. When disabled (set to 1), the A/D sample counter repeats the countdown until you enable the stop bit (set this bit to 0). Chapter 5 explains how to use this bit for sample counts greater than 65,536 (the size of the 16-bit A/D sample counter).
- Bit 8 When enabled (set to 0), the pause bit in the A/D table in the channel-gain scan memory (BA + 4, bit 10) is activated. When disabled, the pause bit setting at BA + 4 is ignored.
- Bit 9 Selects the digital I/O chip to be programmed at BA + 24 through BA + 30.

- Bit 10 Selects a 16-bit or 32-bit on-board pacer clock (Clock TC Counter 0 or 1 output). When a trigger is used to start the pacer clock, there is some delay between the time the trigger occurs and the time the next pacer clock pulse starts an A/D conversion. For a 16-bit clock, this jitter is 250 nanoseconds maximum. However, a 32-bit clock's jitter is dependent on the value programmed into the first divider and can be much greater than 250 nanoseconds. (See Chapter 5.)
- Bit 11 Sets the external trigger to occur on the positive-going or negative-going edge of the pulse.
- Bits 12 through 15 are used to set the DRQ channels for A/D DMA transfer. For simple DMA transfers using one channel, select the channel on bits 12 and 13. When using dual channels in the autoinitialized DMA mode (DMA controller autoinitialized so that you can flip-flop transfers, see Chapter 6) for large transfers, you must select different channels for DMA1 and DMA2.

BA + 4: Read Converted Data/Load Channel-Gain & Digital Data (Read/Write)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit
16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
(MSB)															(LSB)

16-bit Data Word Read from FIFO (16-bit operation):

A read provides the 16-bit A/D converted data as shown above. Readings are in two's complement format.

If the channel-gain data store bit at BA + 2, bit 4 is enabled, the first read at this address provides the 16-bit channel-gain table entry, and is followed by a second read to provide the converted data. Chapter 5 details how readings are taken when using the channel-gain data store feature.

Load Channel-Gain Latch (BA + 2, bits 1 and 0 = 00) (16-bit operation):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D	5	D4	D3	D2	D1	D0
0	0	0	0	0	0		0	0								
					0 = 9	SE/DI single- differer	ended		00 00 01 01 10 10 11	ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain ain	x 1 x 2 x 4 x 8 x 1 x 3 x 6	6 2 4	C 00 00 00 00 00 00 00 00 00 00 00 00 00	$\begin{array}{c} 000 = c \\ 001 = c \\ 011 = c \\ 011 = c \\ 100 = c \\ 101 = c \\ 111 = c \\ 000 = c \\ 001 = c \\ 001 = c \\ 011 = c \\ 011 = c \\ 100 = c \\ 101 = c \\ 101 = c \\ 110 = c \\ 011 = c \\$	Input I Selec: hannel hannel hannel hannel hannel hannel hannel hannel hannel hannel hannel hannel	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

To load channel and gain for conversions not using the channel-gain table: First, make sure that bits 1 and 0 at BA + 2 are set to 00. Then write the desired channel and gain information to BA + 4. Bit 9 selects whether the input is single-ended or differential.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D	5	D4	D3	D2	D1	D0
0	0	0	0				0	0								
			0 =	0 =	ed u se Bi t disabl enable A/D 0 =	ed	ended		0 0 0 1 1 1	Gain 000 = 011 = 111 = 00 = 01 = 110 = 111 =	= X 2 = X 2 = X 2 = X 2 = X 2 = X 2 = X 2	1 2 4 3 16 32 64	C 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1	Analog Channe 000 = 0 001 = 0 010 = 0 011 = 0 100 = 0 110 = 0 000 = 0 001 = 0 001 = 0 001 = 0 011 = 0 010 = 0 011 = 0 011 = 0 110 = 0 110 = 0 110 = 0 110 = 0 111 = 0	I Selec channe channe channe channe channe channe channe channe channe channe channe channe	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Load A/D Table in Channel-Gain Scan Memory (BA + 2, bits 1 and 0 = 01) (16-bit operation):

To load the A/D portion of the channel-gain table with channel and gain information: First, set bits 1 and 0 at BA + 2 to 01 to enable loading of channel and gain data into the A/D portion of the channel-gain table. Then, load the data in the format shown above. Each write fills the next position in the channel-gain table.

Using the pause bit: The pause bit at bit 10 of the channel-gain word is set to 1 if you want to stop at an entry in the table and wait for the next trigger to resume conversions. In burst mode, the pause bit is ignored.

Using the skip bit: The skip bit at bit 11 of the channel-gain word is set to 1 if you want to skip an entry in the table. This feature allows you to sample multiple channels at different rates on each channel. For example, if you want to sample channel 1 once each second and channel 4 once every 3 seconds, you can set the skip bit on channel 4 as shown in Figure 4-1. With the skip bit set on the four table entries as shown, these entries will be ignored, and no A/D conversion will be performed. This saves memory and eliminates the need to throw away unwanted data.




Fig. 4-1 — Using the Skip Bit

Load Digital Table in Channel-Gain Scan Memory (BA + 2, bits 1 and 0 = 10) (8-bit operation):

P1.	7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0						
D7	,	D6	D5	D4	D3	D2	D1	D0						
					тмхз	 2 Chan	nol So	lect						
						= char								
					00001	= char	nnel 2							
				• 11111 = channel 32										
					11111	= char	iner 32							

To load the digital portion of the channel-gain table with digital information: The digital portion of the channel-gain table provides 8 bits to control devices such as external expansion boards. For example, if you have connected one of your input channels on the 3500 to RTD's TMX32 input expansion board, you can use the bottom 5 bits in this byte to control the TMX32 board channel selection. To load digital information into this portion of the channel-gain table, set bits 1 and 0 at BA + 2 to 10 to enable loading of the digital portion of the channel-gain table. Then, load the data, setting 0's and 1's as needed by whatever you are controlling. This information will be output on the Port 1 lines when you run through the table. The format shown above is for controlling the TMX32's channel selection (32 single-ended or 16 differential). The first load operation will be in the first entry slot of the table (lining up with the first entry in the A/D table), and each load thereafter fills the next position in the channel-gain table. Note that when you are using the digital table, all 8 bits are used and controlled by the table, regardless of the number of bits you may actually need for your digital control application.

BA + 6: Start Convert/Program Trigger Modes (Read/Write)

16-bit operation. A read at this address issues a Start Convert command (software trigger).

	8		0														
	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
Trigger Re 0 = single c 1 = repeat o	Pace 0 = ir	000 001 010 011 100 101 110 111	= soft = pac = exte = digit = Res = Res = Res = Res		igger < gger rupt	Stop T 0000 = 0001 = 0011 = 0100 = 0101 = 0110 = 1010 = 1001 = 1011 = 1100 = 1101 = 1100 = 1110 = 1110 = 1111 =	softwa extern digital samp Reser Reser about about about count Reser Reser Reser Reser Reser about Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Reser Res Res Res Res Res Res Res Res Res Res	are trigg hal trigg interru le coun ved ved ved ved softwa extern digital User T er 2 ou ved ved ved	ger jer ipt ter al trigg interru C	000 000 010 010 010 01 01 01 01 01 01 01	$00 = R_{0}$ $01 = R_{0}$ $10 = R_{0}$ $11 = R_{0}$ 00 = de 01 = de	oftware kternal gital in ser TC eserve eserve eserve elayed elayed elayed elayed eserve eserve eserve eserve	trigger trigger terrupt Count d d d softwa d softwa digital user To d d d	er 2 ou re trigg al trigg interru	000 001 010 101 100 101 110 111 ger er	nversid = soft = pac = digi = Res = Res = Res	ware t er cloc st clock tal inte served served served

Trigger Mode Register:

This register sets up the method by which A/D conversions are performed (conversion select bits) and the trigger mode.

Trigger Mode Register, performing A/D conversions (bits 0 through 2):

- 000 = conversions are controlled by reading BA + 6 (Start Convert).
- 001 = conversions are controlled by the internal or an external pacer clock.
- 010 =conversions are controlled by the burst clock.
- 011 = conversions are controlled by a digital interrupt.
- 100 = Reserved.
- 101 = Reserved.
- 110 = Reserved.
- 111 = Reserved.

Trigger Mode Register, selecting the start trigger source (bits 3 through 6):

- 0000 = the pacer clock is started by reading BA + 6 (Start Convert).
- 0001 = the pacer clock is started by an external trigger (TRIGGER IN, P3-39).
- 0010 = the pacer clock is started by a digital interrupt.
- 0011 = the pacer clock is started when the output of User TC Counter 2 reaches 0.
- 0100 = Reserved.
- 0101 = Reserved.
- 0110 = Reserved.
- 0111 =Reserved.

The following start trigger sources provide delayed triggering. When the trigger is issued, the A/D delay counter, Counter1 TC, Counter 1, counts down and conversions are started when the A/D delay counter reaches 0. The A/D delay counter counts at the pacer clock rate.

- 1000 = the A/D delay counter is started by reading BA + 6 (Start Convert).
- 1001 = the A/D delay counter is started by an external trigger (TRIGGER IN, P3-39).
- 1010 = the A/D delay counter is started by a digital interrupt.
- 1011 = the A/D delay counter is started when the output of User TC Counter 2 reaches 0.
- 1100 = Reserved.
- 1101 = Reserved.
- 1110 = Reserved.
- 1111 = Gate Mode: the pacer clock runs as long as the TRIGGER IN line is held high or low, depending on the polarity bit setting at BA + 2, bit 11. This mode does not use a stop trigger.

Trigger Mode Register, selecting the stop trigger source (bits 7 through 10):

- 0000 = the pacer clock is stopped by reading BA + 6 (Start Convert).
- 0001 = the pacer clock is stopped by an external trigger (TRIGGER IN, P3-39).
- 0010 = the pacer clock is stopped by a digital interrupt.
- 0011 = the pacer clock is stopped by the sample counter (count reaches 0).
- 0100 = Reserved.
- 0101 = Reserved.
- 0110 = Reserved.
- 0111 = Reserved.

The following stop trigger sources programmed at these bits provide about triggering, where data is acquired from the time the start trigger is received, and continues for a specified number of samples after the stop trigger is received. The number of samples taken after the stop trigger is received is set by the A/D sample counter.

1000 = the A/D sample counter takes a specified number of samples after a read at BA + 6 (Start Convert).

1001 = the A/D sample counter takes a specified number of samples after an external trigger is received.

1010 = the A/D sample counter takes a specified number of samples after a digital interrupt occurs.

1011 = the A/D sample counter takes a specified number of samples after the output of User TC Counter 2 reaches 0.


- 1100 = Reserved. 1101 = Reserved 1110 = Reserved.
- 1111 =Reserved.

Trigger Mode Register, bits 11 through 15:

- Bits 11, 12 and 13 Select the burst mode trigger. Bursts can be triggered through software (Start Convert command), by the pacer clock, by an external trigger, or by a digital interrupt.
- Bit 14 Selects the internal pacer clock, which is the output of Clock TC Counter 0 or 1, or an external pacer clock routed onto the board through P3-41. The maximum pacer clock rate supported by the board is 100 kHz.
- Bit 15 When set to single cycle, a trigger will initiate one conversion cycle and then stop, regardless of whether the trigger line is pulsed more than once; when set to repeat, a new cycle will start each time a trigger is received, and the current cycle has been completed. Triggers received while a cycle is in progress will be ignored.

BA + 8: Load DAC Sample Counter/Program IRQ Source & Channel (Read/Write)

16-bit operation. A read provides a software trigger so that the DAC sample counter can be loaded with the correct value. This software correction is used as an easy means to compensate for the operating structure of the 8254. Two pulses of the counter are required to actually load the desired count and prepare the counter to count down correctly (this can be looked at as the initialization procedure for the DAC sample counter). A pulse is sent to the DAC sample counter (Counter TC Counter 2) each time you read this address. Without this correction, the initial count sequence will be off by two pulses. Once the counter is properly loaded and starts, any subsequent countdowns of this count will be accurate. You must select which DAC sample counter to load by selecting the proper 8254 chip a register BA + 2. Note that the DAC sample counter must be programmed for Mode 2 operation.



Interrupt Register:

This register programs the software selectable interrupt source and channel. The IRQ circuitry is driven by an open collector device which is turned off when the IRQ channel is set to disable. The IRQ sources are described below:

A/D sample counter - an interrupt is generated when the A/D sample counter count reaches 0.

A/D start convert - an interrupt is generated when a conversion is started.

A/D FIFO half full - an interrupt is generated when the A/D FIFO is half-full.

A/D DMA done - an interrupt is generated when the A/D DMA done flag goes high.

Reset channel-gain table - an interrupt is generated when the channel-gain table resets to the beginning.

Pause channel-gain table - an interrupt is generated when a pause occurs in the channel-gain table.

External pacer clock - an interrupt is generated when the external pacer clock line is pulsed.

External trigger - an interrupt is generated when the external trigger line is pulsed.

DAC1 sample counter - an interrupt is generated when the DAC1 sample counter reaches 0.

DAC2 sample counter - an interrupt is generated when the DAC2 sample counter reaches 0.

DAC1 DMA done - an interrupt is generated when the DAC1 DMA done flag goes high.

DAC2 DMA done - an interrupt is generated when the DAC2 DMA done flag goes high.

Digital interrupt 1 - an interrupt is generated by the first digital I/O chip.

User TC Counter 1 out - an interrupt is generated when user TC Counter 1's count reaches 0.

User TC Counter 1 out inverted - an interrupt is generated when user TC Counter 1's count reaches 0 (useful for frequency counting).


User TC Counter 2 out - an interrupt is generated when user TC Counter 2's count reaches 0.

External Interrupt - an interrupt is generated when the external interrupt line is pulsed.

Digital interrupt 2 - an interrupt is generated by the second digital I/O chip.

BA + 10: Update DAC/Program DAC Configuration Register (Read/Write)

16-bit operation. A read updates the DAC outputs. When the board is reset, the DAC outputs go to zero.



DAC Configuration Register:

This register is used to configure the D/A output channels, DAC1 and DAC2, on the ADA3500 as follows:

Bits 0 and 1 – Reserved.

Bits 2, 3 and 4 – These bits select the update source for DAC 1. Software uses the software command (Read at BA + 10) to update the DAC1 output; the A/D clock is used to synchronize the DAC output to the A/D conversions; User TC out 2 uses the output of User TC, counter 2; DAC1 Clock uses the output of Counter2 TC, counter 0; DAC2 Clock uses the output of Counter2 TC, counter 1; External Pacer Clock uses the signal at P3 pin 41; External Trigger uses the signal at P3 pin 39; and Disable shuts off the update to the D/A converter.

Bits 5 and 6 – Reserved.

Bits 7, 8 and 9 – These bits select the update source for DAC 2. Software uses the software command (Read at BA + 10) to update the DAC2 output; the A/D Clock is used to synchronize the DAC output to the A/D conversions; User TC out 2 uses the output of User TC, counter 2; DAC1 Clock uses the output of Counter2 TC, counter 0; DAC2 Clock uses the output of Counter2 TC, counter 1; External Pacer Clock uses the signal at P3 pin 41; External Trigger uses the signal at P3 pin 39; and Disable shuts off the update to the D/A converter.

Bits 10 and 11 – These bits enable the cycle mode for the D/A converters. By setting these bits to a 1, the D/A will cotinuously repeat the data that is stored in the DAC fifo. This is useful for waveform generation.

Bits 12 through 15 – These bits select the DMA channel for transfers on the DAC's. If you are using A/D and D/A DMA, you MUST make sure that you select a different DMA channel for the A/D, DAC1 and DAC2. When these bits are set to 0, the DMA channels are disabled.

BA + 12: Load A/D Delay Counter/D/A Converter 1 Data (Read/Write)

16-bit operation. A read provides a software trigger so that the A/D delay counter can be loaded with the correct value. This software correction is used as an easy means to compensate for the operating structure of the 8254. Two pulses of the counter are required to actually load the desired count and prepare the counter to count down correctly (this can be looked at as the initialization procedure for the A/D delay counter). A pulse is sent to the A/D delay counter (Counter1 TC Counter 1) each time you read this address. Without this correction, the initial count sequence will be off by two pulses. Once the counter is properly loaded and starts, any subsequent countdowns of this count will be accurate. Note that the A/D delay counter must be programmed for Mode 2 operation.

DAC1 Output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(MSB)															(LSB)

A write programs the DAC1 16-bit output in the format shown above. Output coding is two's complement.

BA + 14: Load A/D Sample Counter/D/A Converter 2 Data (Read/Write)

16-bit operation. A read provides a software trigger so that the A/D sample counter can be loaded with the correct value. This software correction is used as an easy means to compensate for the operating structure of the 8254. Two pulses of the counter are required to actually load the desired count and prepare the counter to count down correctly (this can be looked at as the initialization procedure for the A/D sample counter). A pulse is sent to the A/D sample counter (Counter1 TC Counter 0) each time you read this address. Without this correction, the initial count sequence will be off by two pulses. Once the counter is properly loaded and starts, any subsequent countdowns of this count will be accurate. Note that the A/D sample counter must be programmed for Mode 2 operation.

DAC2 Output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(MSB)															(LSB)

A write programs the DAC2 16-bit output in the format shown above. Output coding is two's complement.

BA + 16: TC Counter 0 (Read/Write)

8-bit Operation. A write loads the first counter in one of the four timer/counters on the board with a new 16-bit value in two 8-bit steps, LSB followed by MSB. The counter must be loaded in two 8-bit steps! Counting begins as soon as the count is loaded. The timer/counter being loaded is selected by writing to BA + 2, bits 5 and 6. A read shows the count in the counter.

BA + 18: TC Counter 1 (Read/Write)


8-bit Operation. A write loads the second counter in one of the four timer/counters on the board with a new 16-bit value in two 8-bit steps, LSB followed by MSB. The counter must be loaded in two 8-bit steps! Counting begins as soon as the count is loaded. The timer/counter being loaded is selected by writing to BA + 2, bits 5 and 6. A read shows the count in the counter.

BA + 20: TC Counter 2 (Read/Write)

8-bit Operation. A write loads the third counter in one of the four timer/counters on the board with a new 16-bit value in two 8-bit steps, LSB followed by MSB. The counter must be loaded in two 8-bit steps! Counting begins as soon as the count is loaded. The timer/counter being loaded is selected by writing to BA + 2, bits 5 and 6. A read shows the count in the counter.

BA + 22: Timer/Counter Control Word (Write Only)

8-bit Operation. Accesses the selected timer/counter's control register to directly control the three 16-bit counters, 0, 1, and 2.



BA + 24: Digital I/O Port 0 (Port 2), Bit Programmable Port (Read/Write)

8-bit operation.

Port 0:

D7	D6	D5	D4	D3	D2	D1	D0
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0

This port transfers the 8-bit Port 0 bit programmable digital input/output data between the board and external devices. The bits are individually programmed as input or output by writing to the Direction Register at BA + 28. For all bits set as inputs, a read reads the input values and a write is ignored. For all bits set as outputs, a read reads the last value sent out on the line and a write writes the current loaded value out to the line.

Note that when any reset of the digital circuitry is performed (clear chip or computer reset), all digital lines are reset to inputs and their corresponding output registers are cleared.

BA + 26: Digital I/O Port 1 (Port 3), Byte Programmable Port (Read/Write)

8-bit operation.

Port 1:

D7	D6	D5	D4	D3	D2	D1	D0
P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.1

This port transfers the 8-bit Port 1 digital input or digital output byte between the board and an external device. When Port 1 is set as inputs, a read reads the input values and a write is ignored. When Port 1 is set as outputs, a read reads the last value sent out of the port and a write writes the current loaded value out of the port.

Note that when any reset of the digital circuitry is performed (clear chip or computer reset), all digital lines are reset to inputs and their corresponding output registers are cleared.

BA + 28: Read/Program Port 0 (Port 2) Direction/Mask/Compare Registers (Read/Write)

8-bit operation. A read clears the IRQ status flag or provides the contents of one of digital I/O Port 0's three control registers; and a write clears the digital chip or programs one of the three control registers, depending on the setting of bits 0 and 1 at BA + 30. When bits 1 and 0 at BA + 30 are 00, the read/write operations clear the digital IRQ status flag (read) and the digital chip (write). When these bits are set to any other value, one of the three Port 0 registers is addressed.

Direction Register (BA + 30, bits 1 and 0 = 01):

For a 0 = ir

For all bits: 0 = input 1 = output	D7	D6	D5	D4	D3	D2	D1	D0
	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0

This register programs the direction, input or output, of each bit at Port 0.

Mask Register (BA + 30, bits 1 and 0 = 10):

For all bits: 0 = bit enabled 1 = bit masked	D7	D6	D5	D4	D3	D2	D1	D0
	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0

In the Advanced Digital Interrupt modes, this register is used to mask out specific bits when monitoring the bit pattern present at Port 0 for interrupt generation. In normal operation where the Advanced Digital Interrupt feature is not being used, any bit which is masked by writing a 1 to that bit will not change state, regardless of the digital data written to Port 0. For example, if you set the state of bit 0 low and then mask this bit, the state will remain low, regardless of what you output at Port 0 (an output of 1 will not change the bit's state until the bit is unmasked).

Compare Register (BA + 30, bits 1 and 0 = 11):


This register is used for the Advanced Digital Interrupt modes. In the match mode where an interrupt is generated when the Port 0 bits match a loaded value, this register is used to load the bit pattern to be matched at Port 0. Bits can be selectively masked so that they are ignored when making a match. NOTE: Make sure that bit 3 at BA + 30 is set to 1, selecting match mode, BEFORE writing the Compare Register value at this address. In the event mode where an interrupt is generated when any Port 0 bit changes its current state, the value which caused the interrupt is latched at this register and can be read from it. Bits can be selectively masked using the Mask Register so a change of state is ignored on these lines in the event mode.

BA + 30: Read Digital IRQ Status/Program Digital Mode (Read/Write)

8-bit operation.

Digital IRQ/Strobe Status (Read):

A read shows you whether a digital interrupt has occurred (bit 6), whether a strobe has occurred (bit 7, when using the strobe input as described in Chapter 7), and lets you review the states of bits 0 through 5 in this register. If bit 6 is high, then a digital interrupt has taken place. If bit 7 is high, a strobe has been issued.



- Bits 0 and 1 Select the clear mode initiated by a read/write operation at BA + 28 or the Port 0 control register you talk to at BA + 28 (Direction, Mask, or Compare Register).
- Bit 2 Sets the direction of the Port 1 digital lines.
- Bit 3 Selects the digital interrupt mode: event (any Port 0 bit changes state) or match (Port 0 lines match the value programmed into the Compare Register at BA + 28).
- Bit 4 Disables/enables digital interrupts.
- Bit 5 Sets the clock rate at which the digital lines are sampled when in a digital interrupt mode. Available clock sources are the 8 MHz system clock and the output of User TC Counter 1 (16-bit programmable clock). When a digital input line changes state, it must stay at the new state for two edges of the clock pulse (62.5 nanoseconds when using the 8 MHz clock) before it is recognized and before an interrupt can be generated. This feature eliminates noise glitches that can cause a false state change on an input line and generate an unwanted interrupt. This feature is detailed in Chapter 7.
- Bit 6 Read only (digital IRQ status).
- Bit 7 Reserved.

Programming the 3500

This section gives you some general information about programming and the 3500 board.

The 3500 is programmed by writing to and reading from the correct I/O port locations on the board. These I/O ports were defined in the previous section. Because the 3500 is AT bus compatible, most operations are done in a 16-bit word format. The 8254 timer/counters must be programmed in 8-bit operations. High-level languages such as Pascal, C, and C++ make it very easy to read/write these ports. The table below shows you how to read from and write to I/O ports in Turbo C and Turbo Pascal.

Language	Read 8 Bits	Write 8 Bits	Read 16 Bits	Write16 Bits
Turbo C	Data=inportb(Address)	outportb(Address,Data)	Data=inport(Address)	outport(Address,Data)
Turbo Pascal	Data:=Port[Address]	Port[Address]:=Data	Data:=PortW[Address]	PortW[Address]:=Data

In addition to being able to read/write the I/O ports on the 3500, you must be able to perform a variety of operations that you might not normally use in your programming. The table below shows you some of the operators discussed in this section, with an example of how each is used with Pascal and C.

Language	Modulus	Integer Division	AND	OR
С	%	/	&	
	a = b % c	a = b / c	a = b & c	a = b c
Pascal	MOD	DIV	AND	OR
	a := b MOD c	a := b DIV c	a := b AND c	a := b OR c

Many compilers have functions that can read/write either 8 or 16 bits from/to an I/O port. For example, Turbo Pascal uses **Port** for 8-bit port operations and **PortW** for 16 bits, Turbo C uses **inportb** for an 8-bit read of a port and **inport** for a 16-bit read. **Be sure to use the correct function for 8- and 16-bit operations with the 3500!**

Clearing and Setting Bits in a Port

When you clear or set one or more bits in a port, you must be careful that you do not change the status of the other bits. You can preserve the status of all bits you do not wish to change by proper use of the AND and OR binary operators. Using AND and OR, single or multiple bits can be easily cleared in one operation.

To **clear** a single bit in a port, AND the current value of the port with the value b, where $b = 255 - 2^{bit}$.

Example: Clear bit 5 in a port. Read in the current value of the port, AND it with 223 $(223 = 255 - 2^5)$, and then write the resulting value to the port. In BASIC, this is programmed as:

V = INP(PortAddress) V = V AND 223 OUT PortAddress, V

To set a single bit in a port, OR the current value of the port with the value b, where $b = 2^{bit}$.

Example: Set bit 3 in a port. Read in the current value of the port, OR it with 8 ($8 = 2^3$), and then write the resulting value to the port. In Pascal, this is programmed as:

V := Port[PortAddress]; V := V OR 8; Port[PortAddress] := V; Setting or clearing more than one bit at a time is accomplished just as easily. To **clear** multiple bits in a port, AND the current value of the port with the value b, where b = 255 - (the sum of the values of the bits to be cleared). Note that the bits do not have to be consecutive.

Example: Clear bits 2, 4, and 6 in a port. Read in the current value of the port, AND it with 171 (171 = $255 - 2^2 - 2^4 - 2^6$), and then write the resulting value to the port. In C, this is programmed as:

```
v = inportb(port_address);
v = v & 171;
outportb(port address, v);
```

To set multiple bits in a port, OR the current value of the port with the value b, where b = the sum of the individual bits to be set. Note that the bits to be set do not have to be consecutive.

Example: Set bits 3, 5, and 7 in a port. Read in the current value of the port, OR it with 168 $(168 = 2^3 + 2^5 + 2^7)$, and then write the resulting value back to the port. In assembly language, this is programmed as:

```
mov dx, PortAddress
in al, dx
or al, 168
out dx, al
```

Often, assigning a range of bits is a mixture of setting and clearing operations. You can set or clear each bit individually or use a faster method of first clearing all the bits in the range then setting only those bits that must be set using the method shown above for setting multiple bits in a port. The following example shows how this two-step operation is done.

Example: Assign bits 3, 4, and 5 in a port to 101 (bits 3 and 5 set, bit 4 cleared). First, read in the port and clear bits 3, 4, and 5 by ANDing them with 199. Then set bits 3 and 5 by ORing them with 40, and finally write the resulting value back to the port. In C, this is programmed as:

```
v = inportb(port_address);
v = v & 199;
v = v | 40;
outportb(port_address, v);
```

A final note: Don't be intimidated by the binary operators AND and OR and try to use operators for which you have a better intuition. For instance, if you are tempted to use addition and subtraction to set and clear bits in place of the methods shown above, DON'T! Addition and subtraction may seem logical, but they will not work if you try to clear a bit that is already clear or set a bit that is already set. For example, you might think that to set bit 5 of a port, you simply need to read in the port, add 32 (2^5) to that value, and then write the resulting value back to the port. This works fine if bit 5 is not already set. But, what happens when bit 5 *is* already set? Bits 0 to 4 will be unaffected and we can't say for sure what happens to bits 6 and 7, but we can say for sure that bit 5 ends up cleared instead of being set. A similar problem happens when you use subtraction to clear a bit in place of the method shown above.

CHAPTER 5

A/D CONVERSIONS

This chapter shows you how to program your 3500 to perform A/D conversions and read the results. Included in this discussion are instructions on setting up the channel-gain scan memory, the on-board clocks and sample counter, and various conversion and triggering modes.

5-2

The following paragraphs walk you through the programming steps for performing A/D conversions. Detailed information about the conversion modes and triggering is presented in this section. You can follow these steps in the example programs included with the board. In this discussion, BA refers to the base address. All values are in decimal unless otherwise specified.

Before Starting Conversions: Initializing the Board

Regardless of the conversion mode you wish to set up, you should always start your program with a board initialization sequence. This sequence should include:

Clear Board command.

Clear A/D DMA Done command

Clear D/A DMA Done command

Clear IRQ command

Clear DAC FIFO command

Clear Channel Gain Table command.

Clear Digital I/O chip.

Clear A/D FIFO command.

This initialization procedure clears all board registers, resets the DMA done flags to a "0", empties the Channel Gain Table, resets the digital I/O chip and empties the A/D and D/A FIFOs. All of these commands are carried out by writing and reading from the registers at BA + 0, BA + 28 and BA + 30. Since you cannot read back the contents of the Control Register (BA + 2), Trigger Register (BA + 6), IRQ Register (BA + 8) or the DAC configuration Register (BA + 10) we recommend that you store these values in a software variable for each register. These variables should be reset to "0" any time you issue the reset board command.

Before Starting Conversions: Programming Channel, Gain and Input Type

The conversion channel, gain and input type are programmed at BA + 4. To program a channel for direct A/D conversion (not using the channel-gain table), you must first point BA + 4 to write to the channel/gain latch. This is done by setting bits D0 and D1 to "00" in the Control Register at BA + 2. To program the channel, gain and input type, assign the appropriate values to bits 0 through 9 and write this value to BA + 4. The diagram below shows this register.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0		0	0							
					0 =	SE/DI single- differer	ended		000 = 001 = 010 = 011 = 100 = 101 = 110 =	x 2 x 4 x 8 x 16 x 32		C 000 000 000 000 000 000 000 000 100 100	nalog hanne $000 = 0$ $001 = 0$ $011 = 0$ $011 = 0$ $011 = 0$ $110 = 0$ $111 = 0$ $000 = 0$ $001 = 0$ $001 = 0$ $001 = 0$ $001 = 0$ $011 = 0$ $011 = 0$ $011 = 0$ $011 = 0$ $011 = 0$ $110 = 0$ $110 = 0$ $111 = 0$	I Selec channe channe channe channe channe channe channe channe channe channe channe channe channe	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

The program sequence for programming the channel and gain not using the channel-gain scan memory is:

- 1. Set bits 1 and 0 at BA + 2 to 00 (this points BA + 4 to the channel/gain latch).
- 2. Write the channel and gain data to be loaded to BA + 4.

Before Starting Conversions: Programming the Channel-Gain Table

The channel-gain scan memory can be programmed with 1024 24-bit entries in tabular format. Sixteen bits contain the A/D channel-gain data, and 8 bits contain digital control data to support complex channel-gain sequences. To load a new channel-gain table, first clear the channel gain table by writing and reading at BA + 0. To add entries to an existing table, simply write to the A/D Table (and Digital Table if used) as described in the following paragraphs. Note that writing beyond the end of the table is ignored.

16-Bit A/D Table

The A/D portion of the channel-gain table with the channel, gain, input type, pause and skip bit information is programmed into the channel-gain scan memory using the A/D Table Register at BA + 4. This register is defined below. To load channel and gain data into the A/D table, first set bits 1 and 0 at BA + 2 to 01. This points BA + 4 to write to the A/D table. Now you can write the 16-bit channel/gain word to BA + 4. If you have cleared the existing table, the first word written will be placed in the first entry of the table, the second word will be placed in the second entry, and so on. If you are adding to an existing table, the new data written will be added at the end.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0				0	0							
			0 =	0 =	ed disable enable A/D 0 =	ed ed SE/DI	ended		000 = 001 = 010 = 011 = 100 = 101 = 110 =	x 2 x 4 x 8 x 16 x 32		C 0 0 0 0 0 0 0 1 1 1 1 1 1 1	000 = 0 001 = 0 010 = 0 011 = 0 100 = 0 110 = 0 011 = 0 000 = 0 001 = 0 011 = 0 011 = 0 011 = 0 110 = 0 011 = 0 011 = 0 011 = 0 011 = 0 011 = 0 000 = 0 001 = 0 000 = 0 0000 = 0 00000 = 0 0000 = 0 0000 = 0 00000 = 0 00000000	Input Input Select channe channe channe channe channe channe channe channe channe channe channe channe channe	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Channel Select, Gain Select and Input Type

The channel number, gain value and input type are entered in the table using bits 0 through 9. Each of these parameters can be set independently for every entry in the table. This allows you to set up a complex array of sampling sequences mixing channels, gains and input types. Care must be taken in selecting the proper input type. The board is capable of 16 single-ended inputs or 8 differential inputs. You can select combinations of single-ended and differential but each differential channel actually uses 2 single-ended channels. If you select channel 1 to be a differential channel, you must connect your signal to AIN1+ (P3-1) and AIN1- (P3-2). Channel 8 now is not available as a single-ended channel.

Pause bit

Bit 10 is used as a pause bit. If this bit is set to a "1" and the Pause function is enabled at BA + 2, bit 8, the A/ D conversions will stop at this entry in the table and resume on the next Start Trigger. This is useful if you have 2 different sequences loaded in the table. You can enable and disable this bit's function at BA + 2, bit 8.

NOTE: This bit is ignored in the Burst sampling modes.

Skip bit

If bit 11 of the data loaded is set to 1, then the skip bit is enabled and this entry in the channel-gain table will be skipped, meaning an A/D conversion will be performed but the data is not written into the FIFO. This feature provides an easy way to sample multiple channels at different rates without saving unwanted data. A simple example illustrates this bit's function.

In this example, we want to sample channel 1 once each second and channel 4 once every three seconds. First, we must program 6 entries into the channel-gain table. The channel 4 entries with the skip bit set will be skipped when A/D conversions are performed. The table will continue to cycle until a stop trigger is received.

Next, we will set the pacer clock to run at 2 Hz (0.5 seconds). This allows us to sample each channel once per second, the maximum sampling rate required by one of the channels (pacer clock rate = number of different channels sampled x fastest sample rate). The first clock pulse starts an A/D conversion according to the parameters set in the first entry of the channel-gain table, and each successive clock pulse incrementally steps through the table entries. As shown in Figure 5-1 and Figure 5-2, the first clock pulse starts a sample on channel 1. The next pulse looks at the second entry in the channel-gain table and sees that the skip bit is set to 1. No A/D data is stored. The third pulse starts a sample on channel 1 again, the fourth pulse skips the next entry, and the fifth pulse takes our third reading on channel 1. On the sixth pulse, the skip bit is disabled and channel 4 is sampled. Then the sequence starts over again. Samples are not stored when they are not wanted, saving memory and eliminating the need to throw away unwanted data.




Fig. 5-1 — Setting the Skip Bit





Fig. 5-2 — Timing Diagram for Sampling Channels 1 and 4

8-Bit Digital Table

The digital portion of the channel-gain table can be programmed with digital control information using the Digital Table Register at BA + 4. To load digital control data into the Digital table, first set bits 1 and 0 at BA + 2 to 10. This points BA + 4 to write to the Digital table. Now you can write the 8-bit byte to BA + 4. If you have cleared the existing table, the first byte written will be placed in the first entry of the table, the second byte will be placed in the second entry, and so on. If you are adding to an existing table, the new data written will be added at the end. The first entry made into the Digital Table lines up with the first entry made into the A/D Table, the second entry made into the Digital Table lines up with the second entry made into the A/D Table, and so on. Make sure that, if you add to an existing table and did not program the Digital Table portion when you made your A/D Table entries previously, you fill those entries with digital data first before entering the desired added data. Since the first digital control data to be misaligned in the table. You cannot turn the digital control lines off for part of a conversion sequence and then turn them on for the remainder of the sequence. Note that the digital data programmed here is sent out on the Port 1 digital I/O lines whenever this portion of the table is enabled.

These lines can be used to control input expansion boards such as the TMX32 analog input expansion board at the same speed as the A/D conversions are performed with no software overhead.

NOTE: If you only need to use the A/D part of the table, you do not have to program the Digital table. However if you only want to use the Digital part of the table you must program the A/D part of the table.



Setting Up A/D and Digital Tables

Let's look at how the channel-gain table is set up for a simple example using both the A/D and Digital Tables. In this example, we have a TMX32 expansion board connected to channel 1 on the 3500. With BA + 2, bits 1 and 0 set to 01, load the channel-gain sequence into the A/D Table:

Entry 1	0000	0000	0000	0000	gain = 1, 3500 channel = 1
Entry 2	0000	0000	0010	0000	gain = 4, 3500 channel = 1
Entry 3	0000	1000	0000	0000	skip sample
Entry 4	0000	0000	0010	0000	gain = 4, 3500 channel = 1
Entry 5	0000	0000	0000	0000	gain = 1, 3500 channel = 1
Entry 6	0000	0000	0010	0000	gain = 4, 3500 channel = 1

With BA + 0, bits 1 and 0 set to 10, load the digital data into the Digital Table. The first digital word loaded lines up with the first A/D Table entry, and so on:

Entry 1	0000 0000 0000 0000	gain = 1, 3500 channel = 1	0000 0000 TMX32 channel = 1
Entry 2	0000 0000 0010 0000	gain = 4, 3500 channel = 1	0000 0011 TMX32 channel = 4
Entry 3	0000 1000 0000 0000	skip sample	0000 0000 TMX32 channel = 1 (skip)
Entry 4	0000 0000 0010 0000	gain = 4, 3500 channel = 1	0000 0011 TMX32 channel = 4
Entry 5	0000 0000 0000 0000	gain = 1, 3500 channel = 1	0000 0000 TMX32 channel = 1
Entry 6	0000 0000 0010 0000	gain = 4, 3500 channel = 1	0000 0011 TMX32 channel = 4

Using the Channel-gain Table for A/D Conversions

After the channel-gain table is programmed, it must be enabled in order to be used for A/D conversions. Two bits control this operation. BA + 2, bit 2 enables the A/D Table where the channel and gain data are stored. BA + 2, bit 3 enables the Digital Table when the digital control data is stored.

Whenever you want to use the channel-gain table, you must set bit 2 at BA + 2 high to enable the A/D Table. If you are also using the Digital Table, you must enable this portion of the channel-gain table by setting BA + 2, bit 3 high. You cannot use the digital portion without enabling the A/D portion of the channel-gain table (bit 3 cannot be set high unless bit 2 is also high). When the Digital Table is enabled, the 8-bit data is sent out on the Port 1 digital I/O lines.

When you are using the channel-gain table to take samples, it is strongly recommended that you do not enable, disable, and then re-enable the table while performing a sequence of conversions. This causes skipping of an entry in the table. In this case you should issue a reset table command at BA + 0.

Channel-gain Table and Throughput Rates

When using the channel-gain table, you should group your entries to maximize the throughput of your module. Low-level input signals and varying gains are likely to drop the throughput rate because low level inputs must drive out high level input residual signals. To maximize throughput:

- Keep channels configured for a certain range grouped together, even if they are out of sequence.
- Use external signal conditioning if you are performing high speed scanning of low level signals. This increases throughput and reduces noise.
- If you have room in the channel-gain table, you can make an entry twice to make sure that sufficient settling time has been allowed and an accurate reading has been taken. Set the skip bit for the first entry so that it is ignored.
- For best results, do not use the channel-gain table when measuring steady-state signals. Use the single convert mode to step through the channels.

Channel-gain Data Store Enable (BA + 2, bit 4)

When this bit is set to 1, a 16-bit channel-gain table entry is stored in the sample buffer with the converted data. This feature tags each 16-bit conversion with its channel-gain identifier.

Each channel-gain tag is stored in a 16-bit word in the sample buffer. For each conversion, the tag is sent to the sample buffer, followed by the converted data. When the channel-gain store feature is enabled, the sample buffer's capacity is reduced to 512 samples.

The channel-gain table data stored in the sample buffer is read as explained later in this chapter.

A/D Conversion Modes

To support a wide range of sampling requirements, the 3500 provides several conversion modes with a selection of trigger sources to start and stop a sequence of conversions. Understanding how these modes and sources can be configured to work together is the key to understanding the A/D conversion capabilities of your module.

The commands issued to the Trigger Registers at BA + 6 set up how the A/D conversions are controlled. The following paragraphs describe the conversion and trigger modes, and Figure 5-3 shows a block diagram of the A/D conversion select circuitry.

Start A/D Conversions. Bits 0, 1 and 2 of the Trigger Register programmed at BA + 6 control what method is used to actually perform the A/D conversions. One of four modes can be selected:

- Through software (by reading BA + 6 to initiate a Start Convert)
- Using a pacer clock (internal (Clock TC Counter 0 or 1) or external (P3-41))
- Using the burst clock (Clock TC Counter 2)
- Using a digital interrupt generated by the Advanced Digital Interrupt circuit




Fig. 5-3 — A/D Conversion Select Circuitry

Start/Stop Trigger Select. The start trigger set at bits 3 through 6 and the stop trigger set at bits 7 through 10 of the Trigger Register programmed at BA + 6 are used to turn the pacer clock (internal or external) on and off. Through these different combinations of start and stop triggers, the 3500 supports pre-trigger, post-trigger, and about-trigger modes with various trigger sources.

The start trigger sources are:

- Software trigger. When selected, a read at BA + 6 will start the pacer clock.
- External trigger. When selected, a positive- or negative-going edge (depending on the setting of the trigger polarity, bit 11 in the Control Register) on the external TRIGGER IN line, P3-39, will start the pacer clock. The pulse duration should be at least 100 nanoseconds.
- Digital interrupt. When selected, a digital interrupt will start the pacer clock.
- User TC Counter 2 output. When selected, a pulse on the Counter 2 output line (Counter 2's count reaches 0) will start the pacer clock.

The following start trigger sources provide delayed triggering. When the trigger is issued, the A/D delay counter, Counter1 TC, Counter 1, counts down and conversions are started when the A/D delay counter reaches 0. The A/D delay counter counts at the pacer clock rate.

- Delayed software trigger. When selected, a read at BA + 6 will start the delay counter.
- Delayed external trigger. When selected, a positive- or negative-going edge (depending on the setting of the trigger polarity, bit 11 in the Control Register) on the external TRIGGER IN line, P3-39, will start the delay counter. The pulse duration should be at least 100 nanoseconds.
- Delayed digital interrupt. When selected, a digital interrupt will start the delay counter.
- Delayed User TC Counter 2 output. When selected, a pulse on the Counter 2 output line (Counter 2's count reaches 0) will start the delay counter.
- Gate mode. When selected, the pacer clock runs when the external TRIGGER IN line, P3-39, is held high. When this line goes low, conversions stop. This trigger mode does not use a stop trigger. If the trigger polarity bit is set for negative, the pacer clock runs when this line is low and stops when it is taken high.

The stop trigger sources are:

- Software trigger. When selected, a read at BA + 6 will stop the pacer clock.
- External trigger. When selected, a positive- or negative-going edge (depending on the setting of the trigger polarity, bit 11 in the Control Register) on the external TRIGGER IN line, P3-39, will stop the pacer clock. The pulse duration should be at least 100 nanoseconds.
- Digital interrupt. When selected, a digital interrupt will stop the pacer clock.
- Sample counter. When selected, the pacer clock stops when the sample counter's count reaches 0.

The next stop trigger sources provide about triggering, where data is acquired from the time the start trigger is received, and continues for a specified number of samples after the stop trigger. The number of samples to acquire after the stop trigger is programmed in the sample counter.

- About software trigger. When selected, a software trigger starts the sample counter, and sampling continues until the sample counter's count reaches 0.
- About external trigger. When selected, an external trigger starts the sample counter, and sampling continues until the sample counter's count reaches 0.
- About digital interrupt. When selected, a digital interrupt starts the sample counter, and sampling continues until the sample counter's count reaches 0.
- About User TC Counter 2 output. When selected, a pulse on the Counter 2 output line (Counter 2's count reaches 0) starts the sample counter, and sampling continues until the sample counter's count reaches 0.

Note that the external trigger (TRIGGER IN) can be set to occur on a positive-going edge or a negative-going edge, depending on the setting of bit 11 in the Control Register at BA + 6.


Triggering a Burst Sample. These triggers, set at Trigger Register bits 11, 12 and 13, BA + 6, can trigger bursts:

- Through software (by reading BA + 6 to initiate a Start Convert)
- Using a pacer clock (internal (Clock TC Counter 0 or 1) or external (P3-41))

- Using an external trigger (P3-39)
- Using the digital interrupt

Trigger Repeat Function. Bit 15 in the Trigger Register at BA + 6 lets you control the conversion sequence when using a trigger to start the pacer clock. When this bit is low, the first pulse on the trigger line will start the pacer clock. After the stop trigger has ended the conversion cycle, the triggering circuit is disarmed and must be rearmed before another start trigger can be recognized. To rearm this trigger circuit, you must issue a software start convert (read BA + 6).

When bit 15 in the Trigger Register, BA + 6, is high, the conversion sequence is repeated each time an external trigger is received. Figure 5-4 shows a timing diagram for this feature.




Pacer Clock Source. The pacer clock can be generated from an internal source (Clock TC Counter 0 or 1) or an external source (P3-41) by setting bit 14 in the Trigger Register at BA + 6 as desired.

Types of Conversions

Single Conversion. In this mode, a single specified channel is sampled whenever the Start Convert line is taken high by a read at BA + 6 (software trigger). The active channel is the one specified in the Channel/Gain Register, bits 0 through 6.

This is the easiest of all conversions. It can be used in a wide variety of applications, such as sample every time a key is pressed on the keyboard, sample with each iteration of a loop, or watch the system clock and sample every five seconds. Figure 5-5 shows a timing diagram for single conversions.



Multiple Conversions. In this mode, conversions are continuously performed at the pacer clock rate. The pacer clock can be internal or external. The maximum rate supported by the board is 100 kHz. The pacer clock can be turned on and off using any of the start and stop triggering modes set up in the Trigger Register at BA + 6. If you use the internal pacer clock, you must program it to run at the desired rate.

This mode is ideal for filling arrays, acquiring data for a specified period of time, and taking a specified number of samples. Figure 5-6 shows a timing diagram for multiple conversions.

TRIGGER										
PACER CLOCK										
SAMPLE TAKEN										
SAMPLED CHANNEL	1	1	1	1	1	1	1	1	1	
	Fig. 5-	6 — Tiı	ming Di	agram,	Multiple	e Conve	rsions			


Random Channel Scan. In this mode, the channel-gain table is incrementally scanned through, with each pacer clock pulse starting a conversion at the channel and gain specified in the current table entry. Before starting a conversion sequence using the channel-gain table, you need to load the table with the desired data. Then make sure that the channel-gain table is enabled by setting bit 2 at BA + 2 high. This enables the A/D portion of the channel-gain table. If you are using the Digital Table as well, you must also set bit 3 at BA + 2 high. Each clock pulse starts a conversion using the current channel-gain data and then increments to the next position in the table. When the last entry is reached, the next pulse starts the table over again. Figure 5-7 shows a timing diagram for random channel scanning.

TRIGGER									
PACER CLOCK									
SAMPLE TAKEN									
CHANNEL-GAIN TABLE ENTRY	1	2	3	4	5	6	7	8	9
	Fig. 5-7	— Tim	ing Dia	oram, R	andom	Channe	el Scan		

Programmable Burst. In this mode, a single trigger initiates a scan of the entire channel-gain table. Before starting a burst of the channel-gain table, you need to load the table with the desired data. Then make sure that the channel-gain table is enabled by setting bit 2 at BA + 2 high. This enables the A/D portion of the channel-gain table. If you are using the Digital Table as well, you must also set bit 3 at BA + 2 high.

Burst is used when you want one sample from a specified number of channels for each trigger. Figure 5-8 shows a timing diagram for burst sampling. As shown, the burst trigger, which is a trigger or pacer clock, triggers the burst and the burst clock initiates each conversion. At high speeds, the burst mode emulates simultaneous sampling of multiple input channels. For time critical simultaneous sampling applications, a simultaneous sample-and-hold board can be used (SS8 eight-channel boards are available from Real Time Devices).

TRIGGER			
BURST TRIGGER			L
BURST CLOCK		「	
SAMPLE TAKEN			
CHANNEL-GAIN TABLE ENTRY	1 2 3	1	2 3



Programmable Multiscan. This mode lets you scan the channel-gain table a specified number of times for each trigger. The total number of samples to be taken is programmed into the sample counter. For example, if you want to take two bursts of a three-entry channel-gain table, as shown in the timing diagram of Figure 5-9 below, you would program the sample counter to take six samples. Note that if you do not program the sample counter with a multiple of the number of entries in the channel-gain table, the sample counter's count will not be 0 when the last burst sequence has been completed, which means that the sample counter will not start at the beginning of the countdown the next time you use it unless it has been reprogrammed.




Fig. 5-9 — Timing Diagram, Programmable Multiscan

As you can see, the 3500 is designed to support a wide range of conversion requirements. You can set the clocks, triggers, and channel and gain to a number of configurations to perform simple or very complex acquisition schemes where multiple bursts are taken at timed intervals. Remember that the key to configuring the board for your application is to understand what signals can actually control conversions and what signals serve as triggers. The diagrams and discussions presented in this section and the example programs on the disk should help you to understand how to configure the board.

Starting an A/D Conversion

Depending on your conversion and trigger settings, the software trigger command (read at BA + 6) has different functions. In any mode that uses the software trigger, this command will do the appropriate action. For example, if you set the start trigger as software trigger, the read at BA + 6 will start the pacer clock running. However, in any mode that does not use the software trigger as the trigger, you will still need to do a read at BA + 6to arm (enable) the triggering circuitry. An example of this would be, if you set the start trigger as external trigger, a read at BA + 6 is required to arm the external trigger circuitry. After you have set all the trigger and conversion registers to the proper values, the last command will need to be a software trigger. Any external triggers received before this command will be ignored. It is also a good practice to clear the A/D fifo just prior to triggering the measurement or arming the trigger. Study the example programs to see this sequence.

Monitoring Conversion Status

The A/D conversion status can be monitored through the A/D FIFO empty flag in the status word read at BA + 2. Typically, you will want to monitor the EF flag for a transition from low to high. This tells you that a conversion is complete and data has been placed in the sample buffer.

Halting Conversions

In single convert modes, a single conversion is performed and the module waits for another Start Convert command. In multi-convert modes, conversions are halted by one of two methods: when a stop trigger has been issued to stop the pacer clock, or when the FIFO is full. The halt flag, bit 1 of the status word (BA + 2), is set when the sample buffer is full, disabling the A/D converter. Even if you've removed data from the sample buffer since the buffer filled up and the FIFO full flag is no longer set, the halt bit will confirm that at some point in your

conversion sequence, the sample buffer filled and conversions were halted. At this point a clear FIFO command must be issued and a software start convert (read at BA + 6) to rearm the trigger circuitry.

Reading the Converted Data

Each 16-bit conversion is stored in a 16-bit word in the sample buffer. The buffer can store 1024 samples. If you want to tag each conversion with its channel-gain table identifier, the channel-gain tag is stored in a 16-bit word in the sample buffer. This section explains how to read the data stored in the sample buffer.

Reading Data with the Channel-gain Data Store Bit Disabled

When the channel-gain data store bit is disabled, the sample buffer contains only the converted data in a 16bit word.

The output code format is two's complement. The data should always be read from the A/D FIFO as a signed integer.

Voltage values for each bit will vary depending on gain. For example, if the input is set for gain = 1, the formula for calculating voltage is as follows:

Voltage = ((input range / Gain) / 65536) x Conversion Data Voltage = ((20 / 1) / 65536) x Conversion Data Voltage = 305.18 uV x Conversion Data

Remember that when you change the gain, you are increasing the resolution of the bit value but you are decreasing the input range. In the above example if we change the gain to 4, each bit will now be equal to 76.3 uV but our input range is decreased from 20 volts to 5 volts. The formula would look like this:

Voltage = ((input range / Gain) / 65536) x Conversion Data Voltage = ((20 / 4) / 65536) x Conversion Data Voltage = 76.3 uV x Conversion Data

The key digital codes and their input voltage values are given in the following tables. The bit map below shows the configuration of the A/D data.

D	15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
E	Bit															
1	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
(M\$	SB)															(LSB)

	A/D Converter Bit Weights, Bipolar, Twos Complement											
A/D Bit Weight	A/D Bit Weight	Ideal Input Voltage (millivolts)										
1111 1111 1111 1111	-0.305176	0000 0000 1000 0000	+39.062500									
1000 0000 0000 0000	-10000.000000	0000 0000 0100 0000	+19.531250									
0100 0000 0000 0000	+5000.000000	0000 0000 0010 0000	+9.775625									
0010 0000 0000 0000	+2500.000000	0000 0000 0001 0000	+4.882813									
0001 0000 0000 0000	+1250.000000	0000 0000 0000 1000	+2.441406									
0000 1000 0000 0000	+625.000000	0000 0000 0000 0100	+1.220703									
0000 0100 0000 0000	+312.500000	0000 0000 0000 0010	+0.610352									
0000 0010 0000 0000	+156.250000	0000 0000 0000 0001	+0.305176									
0000 0001 0000 0000	+78.125000	0000 0000 0000 0000	0.000000									

Reading Data with the Channel-gain Data Store Bit Enabled

When the channel-gain data store bit is enabled, the sample buffer contains two 16-bit words for each 16-bit conversion: the 16-bit channel-gain data word followed by the 16-bit converted data word. Figure 5-10 shows how these words are sent to the sample buffer. Below is the format of the 16-bit channel-gain data word.




Fig. 5-10 — Sample Buffer Circuitry

The bottom 8 bits contain the channel and gain information. The upper 8 bits contain the Digital I/O Port 1 lines. This information is useful if you are using the Digital part of the channel/gain table. If you are not using the Digital part of the table, these bits will contain whatever the bit pattern at Port 1 is.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	0							
		Dig	jital I/(O Port	t 1				00 00 01 01 10 10	in Sel 0 = x 1 1 = x 2 0 = x 4 1 = x 8 0 = x 1 1 = x 6 1 = x 1	6 6 2 4	C 0 0 0 0 0 0 0 1 1 1 1 1 1 1	000 = 0 001 = 0 010 = 0 011 = 0 100 = 0 110 = 0 111 = 0 000 = 0 001 = 0 011 = 0 011 = 0 110 = 0 011 = 0 110 = 0	Input Input I Select channe channe channe channe channe channe channe channe channe channe channe channe	1 2 3 4 5 6 7 8 9 10 11 12 13 14 14 15

Remember that when you have the channel-gain data store enabled, each sample in the FIFO will consist of two 16-bit words. The first word will contain the channel-gain information shown above and the second 16-bit word will contain the A/D data.

Programming the Pacer Clock

Two 16-bit timers in the Clock TC, Counters 0 and 1, are cascaded to form a 16-bit or 32-bit on-board pacer clock, shown in Figure 5-11. When you want to use the pacer clock for continuous A/D conversions, you must select a 16-bit or 32-bit clock configuration and program the clock rate.




Fig. 5-11 — Pacer Clock Block Diagram

Selecting 16-bit or 32-bit Pacer Clock

The size of the pacer clock, 16-bit or 32-bit, is programmed at bit 10 of the Control Register at BA + 2. When this bit is set to 0, a 16-bit pacer clock is selected. Whenever possible, it is strongly recommended that the 16-bit pacer clock be used to minimize the delay between the time a trigger occurs and the first conversion is initiated by the pacer clock. When using a 16-bit clock, the first conversion will always start within 250 nanoseconds of the trigger, and subsequent conversions are synchronized to the pacer clock. The 16-bit clock conversion speeds can be set from 100 kHz down to 123 Hz.

Because the 32-bit pacer clock cascades two 16-bit timers, the uncertainty between the time a trigger occurs and the first conversion is initiated can be significantly greater than for the 16-bit clock. The triggering uncertainty here is based on the value programmed into the first divider and can become unacceptable for certain applications. However, for conversion rates slower than 123 Hz, you must use the 32-bit pacer clock. The 32-bit clock is selected by setting bit 10 in the Control Register to 1. When programming the 32-bit clock, you should always program the smallest possible value in Divider 1 in order to minimize the triggering uncertainty.

Programming Steps

The pacer clock is accessed for programming by setting bits 6 and 5 at BA + 2 to 00. To find the value you must load into the clock to produce the desired rate, you first have to calculate the value of Divider 1 (Clock TC Counter 0) for a 16-bit clock, or the value of Divider 1 and Divider 2 (Clock TC Counter 1) for a 32-bit clock, as shown in Figure 5-12. The formulas for making this calculation are as follows:

16-bit pacer clock frequency = 8 MHz/(Divider 1)
Divider 1 = 8 MHz/16-bit Pacer Clock Frequency
32-bit pacer clock frequency = 8 MHz/(Divider 1 x Divider 2)

Divider 1 x Divider 2 = 8 MHz/32-bit Pacer Clock Frequency

To set the 16-bit pacer clock frequency at 100 kHz, this equation becomes:

Divider 1 = 8 MHz/100 kHz ---> 80 = 8 MHz/100 kHz

When Divider 1 is greater than 65,536, you will have to select a 32-bit pacer clock and program the clock rate into Dividers 1 and 2. When programming the 32-bit clock, divide the result by the least common denominator. The least common denominator is the value that is loaded into Divider 1, and the result of the division, the quotient, is loaded into Divider 2. The tables below list some common pacer clock frequencies and the counter settings for a 16-bit and a 32-bit pacer clock.

After you calculate the decimal value of each divider, you can convert the result to a hex value if it is easier for you when loading the count into each 16-bit counter.

16-Bit Pacer Clock	Divider 1 decimal / (hex)				
100 kHz	80 / (0050)				
50 kHz	160 / (00A0)				
10 kHz	800 / (0320)				
1 kHz	8000 / (1F40)				

32-Bit Pacer Clock	Divider 1 decimal / (hex)	Divider 2 decimal / (hex)			
100 Hz	2 / (0002)	40000 / (9C40)			
10 Hz	16 / (0010)	50000 / (C350)			

To set up the 16-bit pacer clock, follow these steps:

- 1. Set pacer clock size to 16 bits (bit 10 of Control Register at BA + 2 = 0).
- 2. Set BA + 2, bits 6 and 5 to 00 to talk to the Clock TC.
- 3. Program Counter 0 for Mode 2 operation.
- 4. Load Divider 1 LSB.
- 5. Load Divider 1 MSB.

To set up the 32-bit pacer clock, follow these steps:

- 1. Set pacer clock size to 32 bits (bit 10 of Control Register at BA + 2 = 1).
- 2. Set BA + 2, bits 6 and 5 to 00 to talk to the Clock TC.
- 3. Program Counter 0 for Mode 2 operation.
- 4. Program Counter 1 for Mode 2 operation.
- 5. Load Divider 1 LSB.
- 6. Load Divider 1 MSB.
- 7. Load Divider 2 LSB.
- 8. Load Divider 2 MSB.

Depending on your conversion mode, the counters start their countdown and the pacer clock starts running when a trigger occurs.

Programming the Burst Clock

The third 16-bit timer in the Clock TC, Counter 2, is the on-board burst clock. When you want to use the burst clock for performing A/D conversions in the burst mode, you must program the clock rate. To find the value you must load into the clock to produce the desired rate, make the following calculation:

Burst clock frequency = 8 MHz/Counter 2 Divider

To set the burst clock frequency at 100 kHz using the on-board 8 MHz clock source, this equation becomes:

Burst clock frequency = 8 MHz/100 kHz ---> 80 = 8 MHz/100 kHz

After you determine the value that will result in the desired clock frequency, load it into Counter 2. In this case, decimal 80 (hex 0050) is loaded into the counter.

To set up the burst clock, follow these steps:

- 1. Set BA + 2, bits 6 and 5 to 00 to talk to the Clock TC.
- 2. Program Counter 2 for Mode 2 operation.
- 3. Load Divider LSB.
- 4. Load Divider MSB.

Depending on your conversion mode, the counter start its countdown and the burst clock starts running when a trigger occurs.

Programming the Sample Counter

The sample counter lets you program the 3500 to take a certain number of samples and then halt conversions. The number of samples to be taken is loaded into the 16-bit sample counter, Counter1 TC Counter 0. Recall that because of the operating structure of the 8254, the count loaded initially is not the count which is counted down during the first cycle. A software correction is used as an easy means to compensate for this. Two pulses of the counter are required to actually load the desired count and prepare the counter to count down correctly (this can be looked at as the initialization procedure for the sample counter). A pulse is sent to the 8254 sample counter each time you read BA + 14. Without this correction, the initial count sequence will be off by two pulses. Note that once the counter is properly loaded and starts, any subsequent countdowns of this count will be accurate.

After you determine the desired number of samples, load the count into Counter1 TC Counter 0.

To set up the sample counter, follow these steps:

- 2. Set BA + 2, bits 6 and 5 to 01 to talk to the Counter1 TC.
- 2. Program Counter 0 for Mode 2 operation.
- 3. Load Count LSB.
- 4. Load Count MSB.
- 5. Pulse line by reading BA + 14 two times so that the loaded count matches the desired count.

Using the Sample Counter to Create Large Data Arrays

The 16-bit sample counter allows you to take up to 65,535 samples before the count reaches 0 and sampling is halted. Suppose, however, you want to take 100,000 samples and stop. The 3500 provides a bit in the Control Register at BA + 2 which allows you to use the sample counter to take more than 65,535 samples in a conversion sequence.

Bit 7 in the Control Register, the sample counter stop enable bit, can be set to 1 to allow the sample counter to continuously cycle through the loaded count until the stop enable bit is set to 0, which then causes the sample counter to stop at the end of the current cycle. Let's look back at our example where we want to take 100,000 readings. First, we must divide 100,000 by a whole number that gives a result of less than 65,535. In our example, we can divide as follows:

Sample Counter Count = 100,000 / 2 = 50,000

To use the sample counter to take 100,000 samples, we will load a value of 50,000 into the counter and cycle the counter two times. After the value is loaded, make sure that bit 7 in the Control Register is set to 1 so that the sample counter will cycle. Then, set up the sample counter so that it generates an interrupt when the count reaches 0. Initialize the sample counter as described in the preceding section and start the conversion sequence. When the sample counter interrupt occurs telling you that the count has reached 0 and the cycle is starting again, set bit 7 in the Control Register to 0 to stop the sample counter after the second cycle is completed. The result: the sample counter runs through the count two times and 100,000 samples are taken. Figure 5-12 shows a timing diagram for this example.




Fig. 5-12 — Timing Diagram for Cycling the Sample Counter

DATA TRANSFERS USING DMA

This chapter explains how data transfers are accomplished using DMA.

Direct Memory Access (DMA) transfers data between a peripheral device and PC memory without using the processor as an intermediate. Bypassing the processor in this way allows very fast transfer rates. All PCs contain the necessary hardware components for accomplishing DMA. However, software support for DMA is not included as part of the BIOS or DOS, leaving you with the task of programming the DMA controller yourself. With a little care, such programming can be successfully and efficiently achieved.

The following discussion is based on using the DMA controller to get data from a peripheral device and write it to memory. The opposite can also be done; the DMA controller can read data from memory and pass it to a peripheral device. There are a few minor differences, mostly in programming the DMA controller, but in general the process is the same.

The following steps are required when using DMA:

- 1. Choose a DMA channel.
- 2. Allocate a buffer.
- 3. Calculate the page and offset of the buffer.
- 4. Set the DMA page register.
- 5. Program the 8237 DMA controller.
- 6. Program device generating data (3500).
- 7. Enable DMA channel.
- 8. Wait until DMA is complete.
- 9. Disable DMA channel.

Each step is detailed in the following paragraphs.

• Choosing a DMA Channel

There are a number of DMA channels available on the PC for use by peripheral devices. The 3500 can use DMA channel 5, 6, or 7, selected through software. You can arbitrarily choose any of these; in most cases your choice will be fine. Occasionally though, you will have another peripheral device (for example, a tape backup or Bernoulli drive) that also uses the DMA channel you have selected. This will certainly cause erratic results and can be hard to detect. The best approach to pinpoint this problem is to read the documentation for the other peripheral devices in your system and try to determine which DMA channel each uses.

• Allocating a DMA Buffer

When using DMA, you must have a location in memory where the 8237 DMA controller will place the 16-bit data words from the 3500 board. This buffer can be either static or dynamically allocated. The buffer must start on a word boundary (i.e., even numbered address). You should force your compiler to use word alignment for data. Be sure that its location will not change while DMA is in progress. The following code examples show how to allocate buffers for use with DMA.

In Pascal:

```
Var Buffer : Array[1..10000] of Byte; { static allocation }
-or-
Var Buffer : ^Byte; {dynamic allocation }
. . .
Buffer := GetMem(10000);
In C:
char Buffer[10000]; /* static allocation */
-or-
char *Buffer; /* dynamic allocation */
. . .
Buffer = calloc(10000, 0);
```

· Calculating the Page and Offset of a Buffer


Once you have a buffer into which to place your data, you must inform the 8237 DMA controller of the location of this buffer. This is a little more complex than it sounds because the DMA controller uses a **page**:offset memory scheme, while you are probably used to thinking about your computer's memory in terms of a **segment**:offset scheme. Paged memory is simply memory that occupies contiguous, **non-overlapping** blocks of memory, with each block being 64K (one page) in length. The first page (page 0) starts at the first byte of memory, the second page (page 1) starts at byte 65536, the third page (page 2) at byte 131072, and so on. A computer with 640K of memory has 10 pages of memory.

The DMA controller can write to (or read from) only one page without being reprogrammed. This means that the DMA controller has access to only 64K of memory at a time. If you program it to use page 3, it cannot use any other page until you reprogram it to do so.

When DMA is started, the DMA controller is programmed to place data at a specified offset into a specified page (for example, start writing at word 512 of page 3). Each time a word of data is written by the controller, the offset is automatically incremented so the next word will be placed in the next memory location. The problem for you when programming these values is figuring out what the corresponding page and offset are for your buffer. Most compilers contain macros or functions that allow you to directly determine the segment and offset of a data structure, but not the page and offset. Therefore, you must calculate the page number and offset yourself. Probably the most intuitive way of doing this is to convert the segment:offset address of your buffer to a linear address and then convert that linear address to a page:offset address. The table below shows functions/macros for determining the segment and offset of a buffer.

Language	Segment	Offset
С	FP_SEG s = FP_SEG(&Buffer)	FP_OFF o = FP_OFF(&Buffer)
Pascal	Seg S := Seg(Buffer)	Ofs O := Ofs(Buffer)

Once you've determined the segment and offset, multiply the segment by 16 and add the offset to give you the linear address. (Make sure you store this result as a long integer, or DWORD, or the results will be meaning-less.) The linear address is a 20-bit value, with the upper 4 bits representing the page and the lower 16 bits representing the offset into the page. Even though the upper 4 bits are the page, only the upper 3 bits, D17, D18, and D19, are sent to what is called the page register. The remaining bit for the page, D16, is sent to the base address register of the DMA controller along with bits D1 through D15. Since the buffer sits on a word boundary, bit D0 must be zero, and is ignored. The following diagram shows you to which registers the components of the 20-bit linear address are sent.



The following examples show you how to calculate the linear address and break it into components to be sent to the various registers.

In Pascal:

```
Segment := SEG(Buffer);
                                                      get segment of buffer }
   Offset := OFS(Buffer);
                                                      get offset of buffer }
   LinearAddress := Segment * 16 + Offset;
                                                     { calculate linear address }
   PageBits := (LinearAddress DIV 65536) AND $0E;
                                                     { determine page corresponding
                                                       to this, linear address and
                                                       clear least significant bit }
   OffsetBits := (LinearAddress SHR 2) MOD 65536;
                                                     { shift linear address to ignore
                                                       D0 then extract bits D1-D16 }
In C:
                                                     /* get segment of buffer */
   segment = FP_SEG(&Buffer);
   offset = FP_OFS(&Buffer);
                                                    /* get offset of buffer */
   linear_address = segment * 16 + offset;
                                                    /* calculate linear address */
   pagebits = (linear_address / 65536) & 0x0E;
                                                    /* determine page corresponding
                                                        to this linear address and
                                                         clear least significant
                                                        bit */
   offset_bits = (linear_address >> 2) % 65536;
                                                     /* shift linear address to
                                                         ignore D0 then extract bits
                                                         D1-D16 */
```

Beware! There is one big catch when using page-based addresses. The 8237 DMA controller cannot write properly to a buffer that 'straddles' a page boundary. A buffer straddles a page boundary if one part of the buffer resides in one page of memory while another part resides in the following page. The DMA controller cannot properly write to such a buffer because the DMA controller can only write to one page without reprogramming. When it reaches the end of the current page, it does not start writing to the next page. Instead, it starts writing back at the first byte of the current page. This can be disastrous if the beginning of the page does not correspond to your buffer. More often than not, this location is being used by the code portion of your program or the operating system, and writing data to it will almost always causes erratic behavior and an eventual system crash.

You must check to see if your buffer straddles a page boundary and, if it does, take action to prevent the DMA controller from trying to write to the portion that continues on the next page You can reduce the size of the buffer or try to reposition the buffer. However, this can be difficult when using large static data structures, and often, the only solution is to use dynamically allocated memory.

• Setting the DMA Page Register

Oddly enough, you do not inform the DMA controller directly of the page to be used. Instead, you put the page to be used into the DMA page register, with the least significant bit set to zero. The DMA page register is separate from the DMA controller, as shown in the table below.

DMA Channel	Location of Page Register
5	8B/(139)
6	89/(137)
7	8A/(138)

• The DMA Controller


The DMA controller is made up of two complex 8237 chips, one for DMA channels 0-3, and one for channels 4-7, that occupy 32 contiguous bytes of the AT I/O port space starting with port C0H. A complete discussion of how it operates is beyond the scope of this manual; only relevant information is included here. The DMA controller is programmed by writing to the DMA registers in your AT. The table below lists these registers.

DMA Registers							
Address hex/(decimal)	Location of Page Register						
8B/(139)	Channel 5 DMA Page Select						
C4/(196)	Channel 5 DMA Base Address						
C6/(198)	Channel 5 DMA Count						
89/(137)	Channel 6 DMA Page Select						
C8/(200)	Channel 6 DMA Base Address						
CA/(202)	Channel 6 DMA Count						
8A/(138)	Channel 7 DMA Page Select						
CC/(204)	Channel 7 DMA Base Address						
CE/(206)	Channel 7 DMA Count						
D4/(212)	Mask Register						
D6/(214)	Mode Register						
D8/(216)	Byte Pointer Flip-Flop						

If you are using DMA channel 5, write your page offset bits to port C4H and the count to C6H; for channel 6, write the offset to C8H and the count to CAH; for channel 7, write the offset to CCH and the count to CEH. The page offset bits are the bits you calculated as shown above. Count indicates the number of samples that you want the DMA controller to transfer. The value that you write to the DMA controller is (number of samples - 1). The mask register and mode register are described below.


• DMA Mask Register

The DMA mask register is used to enable or disable DMA on a specified DMA channel. You should mask (disable) DMA on the DMA channel you will be using while programming the DMA controller. After the DMA controller has been programmed and the 3500 has been programmed to sample data, you can enable DMA by clearing the mask bit for the DMA channel you are using. You should manually disable DMA by setting the mask bit before exiting your program or, if for some reason, sampling is halted before the DMA controller has transferred all the data it was programmed to transfer. If you leave DMA enabled and it has not transferred all the data it was programmed to transfers the next time data appears at the A/D converter. This can spell disaster if your program has ended and the buffer has been reallocated to another application.



• DMA Mode Register

The DMA mode register is used to set parameters for the DMA channel you will be using. The read/write bits are self explanatory; the read used for D/A transfers and write used for A/D transfers. Autoinitialization allows the DMA controller to automatically start over once it has transferred the requested number of words. Decrement means the DMA controller should decrement its offset counter after each transfer; the default is increment. We recommend that you use either the demand or single transfer mode when transferring data. Block mode transfer is not supported by this board.



• Programming the DMA Controller

To program the DMA controller, follow these steps:

- 1. Disable DMA on the channel you are using.
- 2. Write the DMA mode register to choose the DMA parameters.
- 3. Write the page offset bits (D1-D16) of your buffer.
- 4. Write the number of samples to transfer.
- 5. Write the page register.
- 6. Enable DMA on the channel you are using.

• Programming the 3500 for DMA

Once you have set up the DMA controller, you must program the 3500 for DMA. The following steps list this procedure:

- 1. Program Conversion and Trigger mode.
- 2. Program the DMA channel at BA + 2 (A/D) or BA + 10 (D/A).
- 3. Issue the start trigger.

• Monitoring for DMA Done

There are two ways to monitor for DMA done. The easiest is to poll the DMA done bits in the 3500 status register (BA +2). While DMA is in progress, the bit is clear (0). When DMA is complete, the bit is set (1). The second way to check is to use the DMA done signal to generate an interrupt. An interrupt can immediately notify your program that DMA is done and any actions can be taken as needed.

• Dual DMA Mode

The 3500 is capable of running in dual DMA mode for the A/D. This is useful for acquiring large amounts of data at a high speed. In dual DMA mode, you must allocate two DMA buffers and program two DMA channels as described above. To program the 3500, you must setup the first DMA channel at BA + 2, bits 12 and 13 and set up the second DMA channel at BA + 2, bits 14 and 15. In this mode, DMA will start and use the first channel and buffer you have set up. When the DMA done for this channel is received, the board will automatically switch to the second channel and buffer. While the board is filling the second buffer, you can empty the first buffer or reprogram the first channel to point to a different buffer. This allows you to stream large quantities of data to memory with very small amounts of software overhead.

Common DMA Problems

- Make sure that your buffer is large enough to hold all of the data you program the DMA controller to transfer.
- Check to be sure that your buffer does not straddle a page boundary.
- Remember that the value for the number of samples for the DMA controller to transfer is equal to (the number of samples 1).
- If you terminate sampling before the DMA controller has transferred the number of bytes it was programmed for, be sure to disable DMA by setting the mask bit in the mask register.
- If you are in dual DMA mode, be sure to clear the DMA done bit after each DMA cycle is complete.

INTERRUPTS

This chapter explains software selectable interrupts, digital interrupts, and basic interrupt programming techniques.

The 3500 has two completely independent interrupt circuits which can generate interrupts on IRQ channels 3, 5, 9, 10, 11, 12 or 15. By using these two circuits, complex data acquisition systems can be configured.

Software Selectable Interrupt Sources

Each interrupt circuit on the 3500 has 18 software selectable interrupt sources which can be programmed in bits 0 through 4 and bits 8 through 12 of the Interrupt Register at BA + 8, as described and shown below.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
Se 00 01 01 10 10	Q2 Cha lect 0 = disa 1 = IRC 0 = IRC 0 = IRC 0 = IRC 0 = IRC 1 = IRC	abled 23 25 29 210 211 212	0000 0000 0000 0000 0001 0011 0011 0100 0100 0100 0100 0110 0111 1000 1000 1000 1000 1000 1000	$\begin{array}{l} 00 = A \\ 01 = A \\ 01 = A \\ 10 = A \\ 10 = A \\ 11 = A \\ 00 = re \\ 01 = pa \\ 11 = pa \\ 10 = c \\ 11 = c \\ 00 = D \\ 11 = D \\ 10 = D \\ 11 = D \\ 10 = D \\ 11 = D \\ 11 = D \\ 11 = C \\ 11$	rce Sel (D sam (D start (D FIFC) (D DMA set cha ause ch dernal AC1 sa AC2 sa AC1 DI AC2 DI gital int ser TC ser TC ser TC ser TC ser TC ser TC ser TC ser C ser C	ple cou conve) half-f done annel-g annel-g annel-g pacer of trigger mple count double MA dor MA dor errupt Count Count double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double double d	rt ull gain tab gain ta clock counter counter ne 1 er 1 ou er 1 ou er 2 ou pt 2	ole ible it it inver	001 = 010 = 011 = 100 = 101 = 110 = 111 =	disable IRQ3 IRQ5	d	0000 000 000 001 001 001 001 010 010 01	01 = A 10 = A 11 = A 00 = re 01 = re 01 = re 01 = re 01 = re 01 = re 00 = D 01 = D 11 = D 01 = D 11 = D 01 = D 11 = D 01 = D 11 = D 01 = R 11 = R 10 = R 11 = R 10 = R 11 = R 10 = R 11 = R 11 = R 10 = R 11 = R 10 = R 11 = R	/D sam /D star /D FIF(/D DM, eset ch ause cl xternal xternal AC1 sa AC2 sa AC1 D AC2 D gital in ser TC eserve eserve eserve eserve eserve gital in	nple conve C conve D half-f A done annel-g nannel- pacer trigger ample c ample c MA don MA don MA don terrupt Count Count Count d d	ert full gain table -gain table clock counter counter ne ne 1 ter 1 out ter 1 out ter 1 out inverted ter 2 out

A/D sample counter - an interrupt is generated when the A/D sample counter count reaches 0.

A/D start convert - an interrupt is generated when a conversion is started.

A/D FIFO half full - an interrupt is generated when the A/D FIFO is half-full.

A/D DMA done - an interrupt is generated when the A/D DMA done flag goes high.

Reset channel-gain table - an interrupt is generated when the channel-gain table resets to the beginning.

Pause channel-gain table - an interrupt is generated when a pause occurs in the channel-gain table.

External pacer clock - an interrupt is generated when the external pacer clock line is pulsed.

External trigger - an interrupt is generated when the external trigger line is pulsed.

DAC1 sample counter - an interrupt is generated when the DAC1 sample counter reaches 0.

DAC2 sample counter - an interrupt is generated when the DAC2 sample counter reaches 0.

DAC1 DMA done - an interrupt is generated when the DAC1 DMA done flag goes high.

DAC2 DMA done - an interrupt is generated when the DAC2 DMA done flag goes high.

Digital interrupt 1 - an interrupt is generated by the first digital I/O chip.

User TC Counter 1 out - an interrupt is generated when user TC Counter 1's count reaches 0.

User TC Counter 1 out inverted - an interrupt is generated when user TC Counter 1's count reaches 0 (useful for frequency counting).

User TC Counter 2 out - an interrupt is generated when user TC Counter 2's count reaches 0.

External Interrupt - an interrupt is generated when the external interrupt line is pulsed.

Digital interrupt 2 - an interrupt is generated by the second digital I/O chip.

Software Selectable Interrupt Channel

Each interrupt circuit on the 3500 has 7 software selectable interrupt channels which can be programmed in bits 5 through 7 and bits 13 through 15 of the Interrupt Register at BA + 8. The interrupt output is driven by an open collector device which is turned off when the IRQ channel is set to disable. At power up or reset, this register is set to all zero's.

Advanced Digital Interrupts

The bit programmable digital I/O circuitry supports two Advanced Digital Interrupt modes, event mode or match mode. These modes are used to monitor input lines for state changes. The mode is selected at BA + 30, bit 3 and enabled at BA + 30, bit 4.

Event Mode

When enabled, this mode samples the Port 0 input lines at a specified clock rate (using the 8 MHz system clock or a programmable clock in User TC Counter 1), looking for a change in state in any one of the eight bits. When a change of state occurs, an interrupt is generated and the input pattern is latched into the Compare Register. You can read the contents of this register at BA + 28 to see which bit caused the interrupt to occur. Bits can be masked and their state changes ignored by programming the Mask Register with the mask at BA + 28.

Match Mode

When enabled, this mode samples the Port 0 input lines at a specified clock rate (using the 8 MHz system clock or a programmable clock in User TC Counter 1) and compares all input states to the value programmed in the Compare Register at BA + 28. When the states of all of the lines match the value in the Compare Register, an interrupt is generated. Bits can be masked and their states ignored by programming the Mask Register with the mask at BA + 28.

Sampling Digital Lines for Change of State

In the Advanced Digital Interrupt modes, the digital lines are sampled at a rate set by the 8 MHz system clock or the clock programmed in User TC Counter 1. With each clock pulse, the digital circuitry looks at the state of the next Port 0 bits. To provide noise rejection and prevent erroneous interrupt generation because of noise spikes on the digital lines, a change in the state of any bit must be seen for two edges of a clock pulse to be recognized by the circuit. Figure 7-1 shows a diagram of this circuit.




Fig. 7-1 — Digital Interrupt Timing Diagram

Basic Programming For Interrupt Handling

• What Is an Interrupt?

An interrupt is an event that causes the processor in your computer to temporarily halt its current process and execute another routine. Upon completion of the new routine, control is returned to the original routine at the point where its execution was interrupted.

Interrupts are very handy for dealing with asynchronous events (events that occur at less than regular intervals). Keyboard activity is a good example; your computer cannot predict when you might press a key and it would be a waste of processor time for it to do nothing while waiting for a keystroke to occur. Thus, the interrupt scheme is used and the processor proceeds with other tasks. Then, when a keystroke does occur, the keyboard 'interrupts' the processor, and the processor gets the keyboard data, places it in memory, and then returns to what it was doing before it was interrupted. Other common devices that use interrupts are modems, disk drives, and mice.

Your 3500 board can interrupt the processor when a variety of conditions are met, such as DMA done, timer countdown finished, end-of-convert, and external trigger. By using these interrupts, you can write software that effectively deals with real world events.

• Interrupt Request Lines

To allow different peripheral devices to generate interrupts on the same computer, the AT bus has 16 different interrupt request (IRQ) lines. A transition from low to high on one of these lines generates an interrupt request which is handled by one of the AT's two interrupt control chips. One chip handles IRQ0 through IRQ7 and the other chip handles IRQ8 through IRQ15. The controller which handles IRQ8-IRQ15 is chained to the first controller through the IRQ2 line. When an IRQ line is brought high, the interrupt controllers check to see if interrupts are to be acknowledged from that IRQ and, if another interrupt is already in progress, they decide if the new request should supersede the one in progress or if it has to wait until the one in progress is done. This prioritizing allows an interrupt to be interrupted if the second request has a higher priority. The priority level is determined by the number of the IRQ. Because of the configuration of the two controllers, with one chained to the other through IRQ2, the priority scheme is a little unusual. IRQ0 has the highest priority, IRQ1 is second-highest, then priority jumps to IRQ8, IRQ9, IRQ10, IRQ11, IRQ12, IRQ13, IRQ14, and IRQ15, and then following IRQ15, it jumps back to IRQ3, IRQ4, IRQ5, IRQ6, and finally, the lowest priority, IRQ7. This sequence makes sense if you consider that the controller that handles IRQ8-IRQ15 is routed through IRQ2.

• 8259 Programmable Interrupt Controllers

The chips responsible for handling interrupt requests in the PC are the 8259 Programmable Interrupt Controllers. The 8259 that handles IRQ0-IRQ7 is referred to as 8259A, and the 8259 that handles IRQ8-IRQ15 is referred to as 8259B. To use interrupts, you need to know how to read and set the 8259 interrupt mask registers (IMR) and how to send the end-of-interrupt (EOI) command to the 8259s.

• Interrupt Mask Registers (IMR)

Each bit in the interrupt mask register (IMR) contains the mask status of an IRQ line; in 8259A, bit 0 is for IRQ0, bit 1 is for IRQ1, and so on, while in 8259B, bit 0 is for IRQ8, bit 1 is for IRQ9, and so on. If a bit is **set** (equal to 1), then the corresponding IRQ is masked and it will not generate an interrupt. If a bit is **clear** (equal to 0), then the corresponding IRQ is unmasked and can generate interrupts. The IMR for IRQ0-IRQ7 is programmed through port 21H, and the IMR for IRQ8-IRQ15 is programmed through port A1H.

IRQ7	IRQ6	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	IRQ0	I/O Port 21H
IRQ15	IRQ14	IRQ13	IRQ12	IRQ11	IRQ10	IRQ9	IRQ8	I/O Port A1H

For all bits:

0 = IRQ unmasked (enabled)

1 = IRQ masked (disabled)

• End-of-Interrupt (EOI) Command

After an interrupt service routine is complete, the appropriate 8259 interrupt controller must be notified. When using IRQ0-IRQ7, this is done by writing the value 20H to I/O port 20H only; when using IRQ8-IRQ15, you must write the value 20H to I/O ports 20H and A0H.

• What Exactly Happens When an Interrupt Occurs?

Understanding the sequence of events when an interrupt is triggered is necessary to properly write software interrupt handlers. When an interrupt request line is driven high by a peripheral device (such as the ADA3500), the interrupt controllers check to see if interrupts are enabled for that IRQ, and then checks to see if other interrupts are active or requested and determine which interrupt has priority. The interrupt controllers then interrupt the processor. The current code segment (CS), instruction pointer (IP), and flags are pushed on the stack for storage, and a new CS and IP are loaded from a table that exists in the lowest 1024 bytes of memory. This table is referred to as the interrupt vector table and each entry is called an interrupt vector. Once the new CS and IP are loaded from the interrupt vector table, the processor begins executing the code located at CS:IP. When the interrupt routine is completed, the CS, IP, and flags that were pushed on the stack when the interrupt occurred are now popped from the stack and execution resumes from the point where it was interrupted.

• Using Interrupts in Your Programs

Adding interrupts to your software is not as difficult as it may seem, and what they add in terms of performance is often worth the effort. Note, however, that although it is not that hard to use interrupts, the smallest mistake will often lead to a system hang that requires a reboot. This can be both frustrating and time-consuming. But, after a few tries, you'll get the bugs worked out and enjoy the benefits of properly executed interrupts. In addition to reading the following paragraphs, study the example programs included on your 3500 program disk for a better understanding of interrupt program development.

• Writing an Interrupt Service Routine (ISR)

The first step in adding interrupts to your software is to write the interrupt service routine (ISR). This is the routine that will automatically be executed each time an interrupt request occurs on the specified IRQ. An ISR is different than standard routines that you write. First, on entrance, the processor registers should be pushed onto the stack **BEFORE** you do anything else. Second, just before exiting your ISR, you must write an end-of-interrupt command to the 8259 controller(s). Since 8259B generates a request on IRQ2 which is handled by 8259A, an EOI must be sent to both 8259A and 8259B for IRQ8-IRQ15. Finally, when exiting the ISR, in addition to popping all the registers you pushed on entrance, you must use the IRET instruction and **not** a plain RET. The IRET automatically pops the flags, CS, and IP that were pushed when the interrupt was called.

If you find yourself intimidated by these requirements, take heart. Most Pascal and C compilers allow you to identify a procedure (function) as an interrupt type and will automatically add these instructions to your ISR, with one important exception: most compilers **do not** automatically add the end-of-interrupt command to the procedure; you must do this yourself. Other than this and the few exceptions discussed below, you can write your ISR just like any other routine. It can call other functions and procedures in your program and it can access global data. If you are writing your first ISR, we recommend that you stick to the basics; just something that will convince you that it works, such as incrementing a global variable.

NOTE: If you are writing an ISR using assembly language, you are responsible for pushing and popping registers and using IRET instead of RET.

There are a few cautions you must consider when writing your ISR. The most important is, **do not use any DOS functions or routines that call DOS functions from within an ISR**. DOS is **not** reentrant; that is, a DOS function cannot call itself. In typical programming, this will not happen because of the way DOS is written. But what about when using interrupts? Then, you could have a situation such as this in your program. If DOS function X is being executed when an interrupt occurs and the interrupt routine makes a call to DOS function X, then function X is essentially being called while it is already active. Such a reentrancy attempt spells disaster because DOS functions are not written to support it. This is a complex concept and you do not need to understand it. Just make sure that you do not call any DOS functions from within your ISR. The one wrinkle is that, unfortunately, it is not obvious which library routines included with your compiler use DOS functions. A rule of thumb is that routines which write to the screen, or check the status of or read the keyboard, and any disk I/O routines use DOS and should be avoided in your ISR.

The same problem of reentrancy exists for many floating point emulators as well, meaning you may have to avoid floating point (real) math in your ISR.

Note that the problem of reentrancy exists, no matter what programming language you are using. Even if you are writing your ISR in assembly language, DOS and many floating point emulators are not reentrant. Of course, there are ways around this problem, such as those which involve checking to see if any DOS functions are currently active when your ISR is called, but such solutions are well beyond the scope of this discussion.

The second major concern when writing your ISR is to make it as short as possible in terms of execution time. Spending long periods of time in your ISR may mean that other important interrupts are being ignored. Also, if you spend too long in your ISR, it may be called again before you have completed handling the first run. This often leads to a hang that requires a reboot.

Your ISR should have this structure:

- Push any processor registers used in your ISR. Most C and Pascal interrupt routines automatically do this for you.
- Put the body of your routine here.
- Issue the EOI command to the 8259 interrupt controller by writing 20H to port 20H and port A0H (if you are using IRQ8-IRQ15).
- Pop all registers pushed on entrance. Most C and Pascal interrupt routines automatically do this for you.

The following C and Pascal examples show what the shell of your ISR should be like:

In C:

In Pascal:

```
Procedure ISR; Interrupt;
begin
{ Your code goes here. Do not use any DOS functions! }
Port[$20] := $20;
Port[$A0] := $20;
{ Send EOI command to 8259B (if using IRQ8-
15) }
end;
```

• Saving the Startup Interrupt Mask Register (IMR) and Interrupt Vector

The next step after writing the ISR is to save the startup state of the interrupt mask register and the interrupt vector that you will be using. The IMR for IRQ0-IRQ7 is located at I/O port 21H; the IMR for IRQ8-IRQ15 is located at I/O port A1H. The interrupt vector you will be using is located in the interrupt vector table which is simply an array of 256 four-byte pointers and is located in the first 1024 bytes of memory (Segment = 0, Offset = 0). You can read this value directly, but it is a better practice to use DOS function 35H (get interrupt vector). Most C and Pascal compilers provide a library routine for reading the value of a vector. The vectors for IRQ0-IRQ7 are vectors 8 through 15, where IRQ0 uses vector 8, IRQ1 uses vector 9, and so on. The vectors for IRQ8-IRQ15 are vectors 70H through 77H, where IRQ8 uses vector 70H, IRQ9 uses vector 71H, and so on. Thus, if the ADA3500 will be using IRQ15, you should save the value of interrupt vector 77H.

Before you install your ISR, temporarily mask out the IRQ you will be using. This prevents the IRQ from requesting an interrupt while you are installing and initializing your ISR. To mask the IRQ, read in the current IMR at I/O port 21H for IRQ0-IRQ7, or at I/O port A1H for IRQ8-IRQ15 and **set** the bit that corresponds to your IRQ (remember, setting a bit disables interrupts on that IRQ while clearing a bit enables them). The IMR on 8259A is arranged so that bit 0 is for IRQ0, bit 1 is for IRQ1, and so on. The IMR on 8259B is arranged so that bit 0 is for IRQ9, and so on. See the paragraph entitled *Interrupt Mask Register (IMR)* earlier in this chapter for help in determining your IRQ's bit. After setting the bit, write the new value to I/O port 21H (IRQ0-IRQ7) or I/O port A1H (IRQ8-IRQ15).

With the startup IMR saved and the interrupts on your IRQ temporarily disabled, you can assign the interrupt vector to point to your ISR. Again, you can overwrite the appropriate entry in the vector table with a direct memory write, but this is a bad practice. Instead, use either DOS function 25H (set interrupt vector) or, if your compiler provides it, the library routine for setting an interrupt vector. Remember that vectors 8-15 are for IRQ0-IRQ7 and vectors 70H-77H are for IRQ8-IRQ15.

If you need to program the source of your interrupts, do that next. For example, if you are using the programmable interval timer to generate interrupts, you must program it to run in the proper mode and at the proper rate.

Finally, clear the bit in the IMR for the IRQ you are using. This enables interrupts on the IRQ.

• Restoring the Startup IMR and Interrupt Vector

Before exiting your program, you must restore the interrupt mask register and interrupt vectors to the state they were in before your program started. To restore the IMR, write the value that was saved when your program started to I/O port 21H for IRQ0-IRQ7 or I/O port A1H for IRQ8-IRQ15. Restore the interrupt vector that was saved at startup with either DOS function 25H (set interrupt vector), or use the library routine supplied with your compiler. Performing these two steps will guarantee that the interrupt status of your computer is the same after running your program as it was before your program started running.


• Common Interrupt Mistakes

- Remember that hardware interrupts are numbered 8 through 15 for IRQ0-IRQ7 and 70H through 77H for IRQ8-IRQ15.
- The most common mistake when writing an ISR is forgetting to issue the EOI command to the appropriate 8259 interrupt controller before exiting the ISR.
- Be sure to clear the interrupt on the ADA3500 board before issuing the EOI command.

D/A CONVERSIONS

This chapter explains how to perform D/A conversions on the 3500.

Two independent 16-bit analog output channels are included on the ADA3500. The analog outputs are generated by two 16-bit D/A converters that support DMA transfer. DAC1 data is written to BA + 12 and DAC2 data is written to BA + 14. The configuration register, to set up the update select, is at BA + 10. The bit description of this register is shown below.




Bits 0 and 1 – Reserved.

Bits 2, 3 and 4 – These bits select the update source for DAC 1. Software uses the software command (Read at BA + 10) to update the DAC1 output; the A/D clock is used to synchronize the DAC output to the A/D conversions; User TC out 2 uses the output of User TC, counter 2; DAC1 Clock uses the output of Counter2 TC, counter 0; DAC2 Clock uses the output of Counter2 TC, counter 1; External Pacer Clock uses the signal at P3 pin 41; External Trigger uses the signal at P3 pin 39; and Disable shuts off the update to the D/A converter.

Bits 5 and 6 - Reserved.

- Bits 7, 8 and 9 These bits select the update source for DAC 2. Software uses the software command (Read at BA + 10) to update the DAC1 output; the A/D Clock is used to synchronize the DAC output to the A/D conversions; User TC out 2 uses the output of User TC, counter 2; DAC1 Clock uses the output of Counter2 TC, counter 0; DAC2 Clock uses the output of Counter2 TC, counter 1; External Pacer Clock uses the signal at P3 pin 41; External Trigger uses the signal at P3 pin 39; and Disable shuts off the update to the D/A converter.
- Bits 10 and 11 These bits enable the cycle mode for the D/A converters. By setting these bits to a 1, the D/A will cotinuously repeat the data that is stored in the DAC fifo. This is useful for waveform generation.
- Bits 12 through 15 These bits select the DMA channel for transfers on the DAC's. If you are using A/D and D/A DMA, you MUST make sure that you select a different DMA channel for the A/D, DAC1 and DAC2. When these bits are set to 0, the DMA channels are disabled.

A write programs the DAC 16-bit output in the format shown below. Output coding is two's complement format.



The following tables list the key digital codes and corresponding output voltages for the D/A converters.

D/A Converter Bit Weights, Bipolar, Twos Complement										
D/A Bit Weight	Ideal Input Voltage (millivolts)	D/A Bit Weight	Ideal Input Voltage (millivolts)							
1111 1111 1111 1111	-0.305176	0000 0000 1000 0000	+39.062500							
1000 0000 0000 0000	-10000.000000	0000 0000 0100 0000	+19.531250							
0100 0000 0000 0000	+5000.000000	0000 0000 0010 0000	+9.775625							
0010 0000 0000 0000	+2500.000000	0000 0000 0001 0000	+4.882813							
0001 0000 0000 0000	+1250.000000	0000 0000 0000 1000	+2.441406							
0000 1000 0000 0000	+625.000000	0000 0000 0000 0100	+1.220703							
0000 0100 0000 0000	+312.500000	0000 0000 0000 0010	+0.610352							
0000 0010 0000 0000	+156.250000	0000 0000 0000 0001	+0.305176							
0000 0001 0000 0000	+78.125000	0000 0000 0000 0000	0.000000							

1024 Sample Buffer

Each DAC channel has a 1024 sample buffer for storing data to be sent to the D/A converter. This means that you can fill the buffer with data and set up the D/A to output this data automatically. This is very useful for outputting high speed data or generating waveforms with precise timing requirements. By setting the cycle bit at BA + 10, you can fill the buffer with one cycle of a wave, start the D/A update clock and the buffer will continue to repeat until the clock is stopped. Combining this feature with the variety of update sources, you can build a flexible waveform generator.

If you are trying to generate a non-repetitive waveform, you can combine the sample buffer capability with the DAC sample counter. To utilize this feature of the ADA3500 properly, you should load the buffer with data, program the DAC sample counter for half the buffer size (512 samples) and use the sample counter to generate an interrupt. When an interrupt is received, you should reload the buffer with 512 new samples. By continuing this cycle, you can generate a non-repetitive waveform at high speeds.

Status of the FIFO buffers can be monitored at BA + 2. Any samples that are written to the FIFO after it is full will be ignored. You can write up to 1024 samples to the buffer before it is full. Each update pulse (either software or from one of the clocks) will remove a sample from the buffer and send it out the D/A. Each read after the FIFO buffer is empty will send 65535 (all "1's") out the D/A.

At power-up or reset, the D/A outputs are set to 0 volts. Before loading data into the sample buffer it is best to clear the buffer by writing and reading the proper bits at BA + 0. When you issue the "Clear DAC FIFO" command, all data in the buffer is erased. If you issue the "Reset DAC FIFO" command, the data in the buffer is not erased, however the address pointer is set back to the beginning of the buffer: This is useful when you are generating waveforms and stop the updating in the middle of a cycle.

DAC Cycle Bit

The cycle bit is used to make the buffer data repeat. Under normal operation, without the cycle bit set, data is written into the buffer and the update clock reads data out of the buffer. When the buffer is empty, the data will go to 65535 as explained above. If you set the cycle bit high, the data in the buffer will repeat. If you load a data set into the buffer, when the update clock reaches the end of the data it will automatically wrap around to the beginning and start over. This is useful for generating waveforms.

DMA Transfer

Each DAC buffer can be accessed through DMA. This allows you to load D/A data into a memory buffer and have the cpu fill the FIFO buffer automatically. This feature is useful if the amount of D/A data is greater than the 1024 samples that the FIFO buffer will hold.

A detailed discussion about DMA transfers can be found in chapter 6. Two important things to remember when using DMA with the DAC are to program the DMA controller in the CPU for read operations, since you are reading data from memory and sending it out the D/A, and be sure to issue an "Clear DAC FIFO" command at BA + 0 right before you unmask the DMA channel bit. This will ensure proper DMA operation.

DAC Sample Counter

The DAC sample counters, Counter2 TC Counter 2 for DAC1 and Counter1 TC Counter 2 for DAC2, are useful when using clocks to output data to the D/A. These counters will count update pulses sent to the D/A's and can be polled to read the current count or can be used to generate interrupts when the count reaches 0. These counters can be loaded to any starting value and count down. When the count reaches 0 it will automatically be reloaded with the original starting value.

A read at BA + 8 provides a software trigger so that the DAC sample counter can be loaded with the correct value. This software correction is used as an easy means to compensate for the operating structure of the 8254. Two pulses of the counter are required to actually load the desired count and prepare the counter to count down correctly (this can be looked at as the initialization procedure for the DAC sample counter). A pulse is sent to the DAC sample counter (Counter TC Counter 2) each time you read this address. Without this correction, the initial count sequence will be off by two pulses. Once the counter is properly loaded and starts, any subsequent count-downs of this count will be accurate. You must select which DAC sample counter to load by selecting the proper 8254 chip a register BA + 2. Note that the DAC sample counter must be programmed for Mode 2 operation.

TIMER/COUNTERS

This chapter explains the three 8254 timer/counter circuits on the 3500.

Four 8254 programmable interval timers, Clock TC, Counter1 TC, Counter2 TC and User TC, each provide three 16-bit, 8-MHz timers for timing and counting functions such as frequency measurement, event counting, and interrupts. Two of the timers in the Clock TC (U50) are cascaded and used for the on-board pacer clock, described in Chapter 5. The third timer is the burst clock, also discussed in Chapter 5.

The 8254 at U51 is the Counter1 TC. Counter 0 is the A/D sample counter, Counter 1 is the A/D delay counter, and Counter 2 is the D/A 2 sample counter. The A/D sample counter and the A/D delay counter are discussed in Chapter 5. The D/A 2 sample counter is discussed in Chapter 8.

The 8254 at U52 is the Counter2 TC. Counter 0 is the D/A 1 clock, Counter 1 is the D/A 2 clock, and Counter 2 is the D/A 1 sample counter. All of these timers are discussed in chapter 8.

The 8254 at U53 is the User TC. All three counters on this chip are available for user functions. For details on the programming modes of the 8254, see the data sheet in Appendix C.

Each timer/counter has two inputs, CLK in and GATE in, and one output, timer/counter OUT. They can be programmed as binary or BCD down counters by writing the appropriate data to the command word, as described in the I/O map discussion in Chapter 4.

Jumper P10 is provided to give access to the counter outputs at P3 pins 43 and 44. The function of this jumper is described in chapter 1.

The timers can be programmed to operate in one of six modes, depending on your application. The following paragraphs briefly describe each mode.

Mode 0, Event Counter (Interrupt on Terminal Count). This mode is typically used for event counting. While the timer/counter counts down, the output is low, and when the count is complete, it goes high. The output stays high until a new Mode 0 control word is written to the timer/counter.

Mode 1, Hardware-Retriggerable One-Shot. The output is initially high and goes low on the clock pulse following a trigger to begin the one-shot pulse. The output remains low until the count reaches 0, and then goes high and remains high until the clock pulse after the next trigger.

Mode 2, Rate Generator. This mode functions like a divide-by-N counter and is typically used to generate a real-time clock interrupt. The output is initially high, and when the count decrements to 1, the output goes low for one clock pulse. The output then goes high again, the timer/counter reloads the initial count, and the process is repeated. This sequence continues indefinitely.

Mode 3, Square Wave Mode. Similar to Mode 2 except for the duty cycle output, this mode is typically used for baud rate generation. The output is initially high, and when the count decrements to one-half its initial count, the output goes low for the remainder of the count. The timer/counter reloads and the output goes high again. This process repeats indefinitely.

Mode 4, Software-Triggered Strobe. The output is initially high. When the initial count expires, the output goes low for one clock pulse and then goes high again. Counting is "triggered" by writing the initial count.

Mode 5, Hardware Triggered Strobe (Retriggerable). The output is initially high. Counting is triggered by the rising edge of the gate input. When the initial count has expired, the output goes low for one clock pulse and then goes high again.




Fig. 9-1 — User TC Circuit Diagram

DIGITAL I/O

This chapter explains the bit programmable and port programmable digital I/O circuitry on the 3500.

The 3500 has 32 buffered TTL/CMOS digital I/O lines available for digital control applications. These lines are grouped in four 8-bit ports. The sixteen bits in Port 0 and Port 2 can be independently programmed as input or output. Port 1 and Port 3 can be programmed as 8-bit input or output ports. These lines are grouped in two digital I/O chips each with sixteen lines. Chip 1 contains Port 0 and Port 1 and chip 2 contains Port 2 and Port 3. Both chips are addressed at BA + 24 through BA + 30. Bit 9 at BA + 2 selects which digital I/O chip you are addressing.

Port 0 and Port 2, Bit Programmable Digital I/O

Direction Register:

For all bits: 0 = input	D7	D6	D5	D4	D3	D2	D1	D0
1 = output	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0

The sixteen Port 0 and Port 2 digital lines are individually set for input or output by writing to the Direction Register at BA + 28. The input lines are read and the output lines are written at BA + 24.

Advanced Digital Interrupts: Mask and Compare Registers

The Port 0 and Port 2 bits support two Advanced Digital Interrupt modes. An interrupt can be generated when the data read at the port matches the value loaded into the Compare Register. This is called a match interrupt. Or, an interrupt can be generated whenever any bit changes state. This is an event interrupt. For either interrupt, bits can be masked by setting the corresponding bit in the Mask Register high. In a digital interrupt mode, this masks out selected bits when monitoring the bit pattern for a match or event. In normal operation where the Advanced Digital Interrupt mode is not activated, the Mask Register can be used to preserve a bit's state, regardless of the digital data written to Port 0 or Port 2.

When using event interrupts, you can determine which bit caused an event interrupt to occur by reading the contents latched into the Compare Register.

Port 1 and Port 3, Port Programmable Digital I/O

The direction of the eight Port 1 and Port 3 digital lines is programmed at BA + 30, bit 2. These lines are configured as all inputs or all outputs, with their states read and written at BA + 26.

Resetting the Digital Circuitry

When a digital chip clear (BA + 30), bits 1 and 0 = 00 followed by a write to BA + 28, clear board (BA + 0), or reset command is issued, all of the digital I/O lines are set up as inputs.

Strobing Data into Port 0

When not in an Advanced Digital Interrupt mode, external data can be strobed into Port 0 or Port 2 by connecting a trigger pulse through the STRB IN pin at P3-41. This data can be read from the Compare Register at BA + 28.

EXAMPLE PROGRAMS

This chapter discusses the example programs included with the AD3500 and ADA3500.

Included with the 3500 is a set of example programs that demonstrate the use of many of the board's features. These examples are in written in C and BASIC. Also included is an easy-to-use menu-driven diagnostics program, 3500DIAG, which is especially helpful when you are first checking out your board after installation and when calibrating the board (Chapter 12).

Before using the software included with your board, make a backup copy of the disk. You may make as many backups as you need.

C Programs

These programs are source code files so that you can easily develop your own custom software for your 3500. All of the programs use the files, DRVR3500.C, DIO5812.C and PCUTILS.C. These files contain all of the routines for setting up the board and acquiring data.

DRVR3500.C contains all the functions needed to control the A/D converter, the D/A converter and the Timer/Counters. These functions are used to set up the conversion type; set the trigger sources; program the pacer, burst and user clocks; read the A/D data and program the D/A outputs.

DIO5812.C contains all the functions needed to control the digital I/O chip. This chip is the same one used on the Real Time Devices' DM5812 module providing two 8-bit ports. Port 0 can have its lines set as input or output on a bit by bit basis. This allows maximum flexibility when connecting your signals. Port 1 is set to be input or output as a group. In addition, Port 0 supports RTD's two Advanced Digital Interrupt modes. An interrupt can be generated when the lines match a programmed value or when any bit changes its current state. A Mask Register lets you monitor selected lines for interrupt generation.

PCUTILS.C contain functions to help program the CPU for interrupts and DMA.

Quick Basic Programs

These programs are source code files so that you can easily develop your own custom software for your 3500. All of the programs rely on the DRVR3500.LIB and the DRVR3500.QLB library files. These library files contain all of functions needed to interface to the 3500. Make sure the proper library is loaded when starting Quick Basic by typing QB/L DRVR3500. These libraries were created using Borland C 3.1 and were generated from the files DRVR3500.C and DIO5812.C. Should you need to recompile the libraries, contact the factory for details on this procedure.

CHAPTER 12

CALIBRATION

This chapter tells you how to calibrate the 3500 using the 3500DIAG calibration program included in the example software package and the trimpots on the board. These trimpots calibrate the A/D converter gain and offset, and the D/A converter gain and offset.

This chapter tells you how to calibrate the A/D converter gain and offset and the D/A converter gain and offset. The offset and full-scale performance of the board's A/D and D/A converters are factory-calibrated. Any time you suspect inaccurate readings, you can check the accuracy of your conversions using the procedures as needed below, and make adjustments as necessary. Using the 3500DIAG diagnostics program is a convenient way to monitor conversions while you calibrate the board. The diagnostics program takes several samples and averages these readings in order to provide the most accurate data for calibration.

Calibration is done with the board installed in your system. You can access the trimpots at the top edge of the board. Power up the system and let the board circuitry stabilize for 15 minutes before you start calibrating.

Required Equipment

The following equipment is required for calibration:

- Precision Voltage Source: -10 to +10 volts
- Digital Voltmeter: 5-1/2 digits
- Small Screwdriver (for trimpot adjustment)

While not required, the 3500DIAG diagnostics program (included with example software) is helpful when performing calibrations. Figure 12-1 shows the board layout with the trimpots located along the top edge.




Fig. 12-1 — Board Layout

A/D Calibration

The following paragraphs describe the procedure for calibrating the A/D converter over the -10 to +10 volt input range. The table below shows the ideal voltage for each bit weight for this bipolar, twos complement range.

A/D Converter Bit Weights, Bipolar, Twos Complement				
A/D Bit	Weigh	t	Ideal Input Voltage (millivolts)	
1111 1111	1111	1111	-0.305176	
1000 0000	0000	0000	-10000.000000	
0100 0000	0000	0000	+5000.000000	
0010 0000	0000	0000	+2500.000000	
0001 0000	0000	0000	+1250.000000	
0000 1000	0000	0000	+625.000000	
0000 0100	0000	0000	+312.500000	
0000 0010	0000	0000	+156.250000	
0000 0001	0000	0000	+78.125000	
0000 0000	1000	0000	+39.062500	
0000 0000	0100	0000	+19.531250	
0000 0000	0010	0000	+9.775625	
0000 0000	0001	0000	+4.882813	
0000 0000	0000	1000	+2.441406	
0000 0000	0000	0100	+1.220703	
0000 0000	0000	0010	+0.610352	
0000 0000	0000	0001	+0.305176	
0000 0000	0000	0000	0.000000	

Two adjustments are made to calibrate the A/D converter. One is the offset adjustment, and the other is the full scale, or gain, adjustment. Trimpot TR4 is used to make the offset adjustment, and trimpot TR5 is used for gain adjustment.

Use analog input channel 1 and set it for a gain of 1 while calibrating the module. Connect your precision voltage source to channel 1. Set the voltage source to -0.1526 millivolts, start a conversion, and read the resulting data. Adjust trimpot TR4 until it flickers between the values listed in the table below. Next, set the voltage to -9.999847 volts, and repeat the procedure, this time adjusting TR5 until the output matches the data in the table below.

Data Values for Calibrating Bipolar 20 Volt Range (-10 to +10 volts)				
	Offset (TR4) Input Voltage = -0.1526mV	Converter Gain (TR5) Input Voltage = -9.999847V		
A/D Converted Data	0000 0000 0000 0000 1111 1111 1111 1111	1000 0000 0000 0000 1000 0000 0000 0001		

Gain Adjustment

Should you find it necessary to check any of the programmable gain settings, the following table will show the proper trimpot to adjust.

Trimpots for Calibrating Gains				
Gain	Trimpot			
x2	TR7			
x4	TR8			
x8	TR9			
x16	TR10			
x32	TR11			
x64	TR12			
x128	TR13			

D/A Calibration

The following paragraphs describe the procedure for calibrating the D/A converter over the -10 to +10 volt output range. The table below shows the ideal voltage for each bit weight for this bipolar, twos complement range.

D/A Converter Bit Weights, Bipolar, Twos Complement					
D/A Bit Weight	Ideal Input Voltage (millivolts)	D/A Bit Weight	Ideal Input Voltage (millivolts)		
1111 1111 1111 1111	-0.305176	0000 0000 1000 0000	+39.062500		
1000 0000 0000 0000	-10000.000000	0000 0000 0100 0000	+19.531250		
0100 0000 0000 0000	+5000.000000	0000 0000 0010 0000	+9.775625		
0010 0000 0000 0000	+2500.000000	0000 0000 0001 0000	+4.882813		
0001 0000 0000 0000	+1250.000000	0000 0000 0000 1000	+2.441406		
0000 1000 0000 0000	+625.000000	0000 0000 0000 0100	+1.220703		
0000 0100 0000 0000	+312.500000	0000 0000 0000 0010	+0.610352		
0000 0010 0000 0000	+156.250000	0000 0000 0000 0001	+0.305176		
0000 0001 0000 0000	+78.125000	0000 0000 0000 0000	0.000000		

Two adjustments are made to calibrate each D/A converter. One is the offset adjustment, and the other is the full scale, or gain, adjustment. Trimpot TR14 (DAC 1) or TR16 (DAC 2) is used to make the offset adjustment, and trimpot TR15 (DAC 1) or TR17 (DAC 2) is used for gain adjustment.

Connect a precision voltmeter to measure the DAC output. Output a value of 1000 0000 0000 0000 and read the corresponding output voltage. The voltage should be -10.00000 volts as shown in the table below. Adjust TR14 or TR16 as needed to obtain the correct output voltage. Next, output a value of 0111 1111 1111 1111 and read the corresponding output voltage. The voltage should be the positive full-scale value of +9.999694 volts, as shown in the table below. Adjust TR15 or TR17 as needed to obtain the correct output voltage.

Data Values for Calibrating Bipolar 20 Volt Range (-10 to +10 volts)				
Offset (TR14 or TR16) Converter Gain (TR15 or TR17 Output = Output = 1000 0000 0000 0111 1111 1111				
D/A Output Voltage	-10.000000 volts	+9.999694 volts		

APPENDIX A

AD3500/ADA3500 SPECIFICATIONS

A-2

AD3500/ADA3500 Characteristics Typical @ 25° C

Interface

IBM PC/AT compatible Switch-selectable base address, I/O mapped Software-selectable interrupts Software-selectable DMA channel

Analog Input

	Up to 8 DIFF, 8 SE with dedicated ground, 16 SE inputs	
	Input impedance, each channel	
	Gains, software-selectable	
	Gain error	
	Input range	
	Overvoltage protection	
	Common mode input voltage Settling time (gain = 1)	
۸ <i>/</i> ۱	D Converter	10 µsec, max
A /1		
	Type Resolution	
	Linearity	()
	Conversion speed	
	Throughput	
	Noise	
Ch		
Cn	annel-gain Table	4004 0413
	Size	
Pa	cer Clock & Sample Counter	
	Range (using on-board 8 MHz clock)	
	Sample counter maximum count (1 cycle)	
Dig	gital I/O	
	Number of lines 16 bit programma	able & 16 port programmable
	Isource	
	lsink	
A/I	D Sample Buffer	
	FIFO Size	
D//	A Converter (ADA3500 only)	
	Analog outputs	2 channels
	Resolution	
	Output range	
	Relative accuracy	
	Full-scale accuracy	
	Non-linearity	
	Settling time	
	Output current	
D//	A Sample Buffer	
	FIFO Size (each channel)	

Timer/Counters CMOS 82C54
Twelve 16-bit down counters (3 per IC)
Binary or BCD counting
Programmable operating modes (6)Interrupt on terminal count; programmable one-shot; rate generator; square wave rate generator; software-triggered strobe; hardware-triggered strobe
Counter input source External clock (8 MHz, max) or on-board 8-MHz clock
Counter outputs Available externally; used as PC interrupts Counter gate source
Miscellaneous Inputs/Outputs (PC bus-sourced)
+5 volts ±12 volts Ground
Current Requirements
+5 volts
Connectors:
P3: 50-pin D-type connector P4: 50-pin box connector
Environmental
Operating temperature
Size
3.875"H x 13.20"L (99mm x 335mm)

APPENDIX B

P3 & P4 CONNECTOR PIN ASSIGNMENTS

P3 Connector:

P4 Connector:

DIFF.	S.E.	\frown	DIFF.	S.E.			
AIN1+	AIN1	12	AIN1-	AIN9 / AGND	N.C.	(1)(2)	DIGITAL GND
AIN2+	AIN2	(3)(4)	AIN2-	AIN10 / AGND	N.C.	34	DIGITAL GND
AIN3+	AIN3	(5)(6)	AIN3-	AIN11 / AGND	N.C.	56	DIGITAL GND
AIN4+	AIN4	$\frac{3}{78}$	AIN4-	AIN12 / AGND	N.C.	(7)(8)	DIGITAL GND
AIN4+	AIN5	910	AIN5-	AIN13 / AGND	N.C.	9(10)	DIGITAL GND
AIN6+	AIN6	(1)	AIN6-	AIN14 / AGND	N.C.	(11)(12)	DIGITAL GND
AIN7+	AIN7	(1)(12) (13)(14)	AIN7-	AIN15 / AGND	N.C.	(13)(14)	DIGITAL GND
AIN8+		(15)(16)		AIN16 / AGND	N.C.	1516	DIGITAL GND
	OUT 1	(17)(18)	-	DG GND	N.C.	17(18)	N.C.
	OUT 2	1920		DG GND	N.C.	1920	N.C.
ANALO		(21)(22)		DG GND	DIGITAL GND	2122	DIGITAL GND
	P0.7	2324	P1.7		P2.7	23 24	P3.7
	P0.6	25 26	P1.6		P2.6	Á Á	P3.6
	P0.5	2728	P1.5			(25)(26)	
	P0.4	2930	P1.4		P2.5	2728	P3.5
	P0.3	(31)(32)	P1.4		P2.4	(29)(30)	P3.4
	P0.3	\sim	P1.3 P1.2		P2.3	(31)(32)	P3.3
	P0.2	3334	P1.1		P2.2	(33)(34)	P3.2
	P0.1	3536	P1.0		P2.1	35 36	P3.1
TDIOC		(37) (38) (39) (38)	-		P2.0	37 38	P3.0
		(39)(40) (1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(DIGITAL GND		EXT INT	3940	DIGITAL GND
		(41)(42)			N.C.	(41)(42)	N.C.
CLK OUT0 / DI		43(44)	CLK OUT1 / CLK OUT2		N.C.	(43)(44)	N.C.
	TCLK	(45)(46)	EXT GATE 2		N.C.	(45)(46)	N.C.
	VOLTS	47 48	+5 VOLTS		+12 VOLTS	(47)(48)	+5 VOLTS
-12 \	VOLTS	49 50	DIGITA	L GND	-12 VOLTS	l ă ă l	DIGITAL GND
					-12 VOLIS	(49)(50)	DIGITAL GIND

P3 Mating Connector Part Numbers			
Manufacturer Part Number			
AMPHENOL	850-57F-30500-20		

P4 Mating Connector Part Numbers			
Manufacturer	Part Number		
AMP	1-746094-0		
ЗM	3425-7650		

APPENDIX C

COMPONENT DATA SHEETS

Intel 82C54 Programmable Interval Timer Data Sheet Reprint

APPENDIX D

WARRANTY

LIMITED WARRANTY

Real Time Devices, Inc. warrants the hardware and software products it manufactures and produces to be free from defects in materials and workmanship for one year following the date of shipment from REAL TIME DE-VICES. This warranty is limited to the original purchaser of product and is not transferable.

During the one year warranty period, REAL TIME DEVICES will repair or replace, at its option, any defective products or parts at no additional charge, provided that the product is returned, shipping prepaid, to REAL TIME DEVICES. All replaced parts and products become the property of REAL TIME DEVICES. **Before returning any product for repair, customers are required to contact the factory for an RMA number.**

THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY PRODUCTS WHICH HAVE BEEN DAM-AGED AS A RESULT OF ACCIDENT, MISUSE, ABUSE (such as: use of incorrect input voltages, improper or insufficient ventilation, failure to follow the operating instructions that are provided by REAL TIME DEVICES, "acts of God" or other contingencies beyond the control of REAL TIME DEVICES), OR AS A RESULT OF SERVICE OR MODIFICATION BY ANYONE OTHER THAN REAL TIME DEVICES. EXCEPT AS EX-PRESSLY SET FORTH ABOVE, NO OTHER WARRANTIES ARE EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AND REAL TIME DEVICES EXPRESSLY DISCLAIMS ALL WARRANTIES NOT STATED HEREIN. ALL IMPLIED WARRANTIES, INCLUDING IMPLIED WARRANTIES FOR MECHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, ARE LIMITED TO THE DURATION OF THIS WARRANTY. IN THE EVENT THE PRODUCT IS NOT FREE FROM DEFECTS AS WARRANTED ABOVE. THE PURCHASER'S SOLE REMEDY SHALL BE REPAIR OR REPLACEMENT AS PROVIDED ABOVE. UNDER NO CIRCUMSTANCES WILL REAL TIME DEVICES BE LIABLE TO THE PURCHASER OR ANY USER FOR ANY DAMAGES, INCLUDING ANY INCIDENTAL OR CONSEQUENTIAL DAM-AGES, EXPENSES, LOST PROFITS, LOST SAVINGS, OR OTHER DAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE PRODUCT.

SOME STATES DO NOT ALLOW THE EXCLUSION OR LIMITATION OF INCIDENTAL OR CONSE-QUENTIAL DAMAGES FOR CONSUMER PRODUCTS, AND SOME STATES DO NOT ALLOW LIMITA-TIONS ON HOW LONG AN IMPLIED WARRANTY LASTS, SO THE ABOVE LIMITATIONS OR EXCLU-SIONS MAY NOT APPLY TO YOU.

THIS WARRANTY GIVES YOU SPECIFIC LEGAL RIGHTS, AND YOU MAY ALSO HAVE OTHER RIGHTS WHICH VARY FROM STATE TO STATE.

ADA3500 User Settings			
Base I/O Address:			
(hex)	(decimal)		
IRQ Channel:			
DMA Channel:			