

16,384 word × 4-bit High Speed CMOS Static RAM

Description



CXK5466P/J is a high speed CMOS static RAM with TTL compatible I/O organized as 16,384 words × 4 bits.

This IC operating on a single 5V supply turns to power down mode at no select time by means of chip enable signal.

Features

- Fast access time :
CXK5466P/J-15 15ns (Max.)
CXK5466P/J-20 20ns (Max.)
- Low power consumption : 150mW (Typ.)
During operation
- Single +5V supply : +5V ± 10 %
- Fully static memory
...No clock or timing strobe required
- Equal access and cycle time
- Common data input and output :
three-state output
- Directly TTL compatible :
All inputs and outputs
- Compatible with various types of packages
- High density : 300 mil 22 pin plastic DIP
300 mil 24 pin plastic SOJ

Block Diagram




Functions

16,384 word × 4-bit static RAM

Structure

Silicon gate CMOS IC

Pin Configuration (Top View)



Pin Description

Symbol	Description
A0 to A13	Address input
I/O1 to I/O4	Data input/output
CE	Chip enable input
WE	Write enable input
Vcc	+5V power supply
GND	Ground
NC	No connection

Absolute Maximum Ratings

(Ta = 25 °C, GND = 0V)

Item	Symbol	Ratings	Unit
Supply voltage	V _{CC}	- 0.5 * to + 7.0	V
Input voltage	V _{IN}	- 0.5 * to V _{CC} + 0.5	V
Input and output voltage	V _{I/O}	- 0.5 * to V _{CC} + 0.5	V
Allowable power dissipation	P _D	1.0	W
Operating temperature	T _{opr}	0 to + 70	°C
Storage temperature	T _{stg}	- 55 to + 150	°C
Soldering temperature • time	T _{solder}	260 • 10	°C • sec

* V_{CC}, V_{IN}, V_{I/O} Min. = - 3.5V for pulse width less than 20ns.

Truth Table

CE	WE	Mode	I/O1 to I/O4	V _{CC} current
H	X	Not selected	High Z	I _{SB1} , I _{SB2}
L	H	Read	Data output	I _{CC1} , I _{CC2}
L	L	Write	Data input	I _{CC1} , I _{CC2}

X : "H" or "L"

DC Recommended Operating Conditions (Ta = 0 to + 70 °C, GND = 0V)

Item	Symbol	Min.	Typ.*1	Max.	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input high voltage	V _{IH}	2.2	—	V _{CC} + 0.3	V
Input low voltage	V _{IL}	- 0.3*2	—	0.8	V

*1) V_{CC} = 5V, Ta = 25 °C*2) V_{IL} Min. = - 3.0V for pulse width less than 20ns.

5

Copyright (c) 1988-93 Reed Publishing (USA) Inc.
ALL RIGHTS RESERVED.

THIS IMAGE DATABASE HAS BEEN CREATED BY CAHNERS TECHNICAL INFORMATION SERVICE, A DIVISION OF REED PUBLISHING (USA)., AND IS PROPRIETARY TO CAHNERS TECHNICAL INFORMATION SERVICE. NO PART OF THIS DATABASE MAY BE DUPLICATED IN HARD COPY OR MACHINE READABLE FORM WITHOUT PRIOR WRITTEN AUTHORIZATION FROM CAHNERS TECHNICAL INFORMATION SERVICE, EXCEPT THAT LICENSEE IS GRANTED A LIMITED, NON-EXCLUSIVE LICENSE TO REPRODUCE LIMITED PORTIONS OF THE DATABASE FOR LICENSEE'S INTERNAL USE PROVIDED THAT A SUITABLE NOTICE OF COPYRIGHT IS INCLUDED ON ALL COPIES. UNDER NO CIRCUMSTANCES MAY COPIES BE MADE FOR RESALE IN ANY MEDIA.

DC Electrical Characteristics

• DC and operating characteristics

(V_{CC} = 5V ± 10 %, GND = 0V, T_a = 0 to + 70 °C)

Item	Symbol	Test Conditions		Min.	Typ.*	Max.	Unit
Input leak current	I _{LI}	V _{IN} = GND to V _{CC}		- 1	—	1	μA
Output leak current	I _{LO}	$\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IL}$ V _{I/O} = GND to V _{CC}		- 1	—	1	μA
Operating power supply current	I _{CC1}	$\overline{CE} = V_{IL}$, I _{OUT} = 0mA, V _{IN} = V _{IH} or V _{IL}		—	30	55	mA
Average operating current	I _{CC2}	Cycle = Min., Duty = 100 %, I _{OUT} = 0mA	- 15	—	95	150	mA
			- 20	—	90	140	mA
Standby current	I _{SB1}	$\overline{CE} \geq V_{CC} - 0.2V$, V _{IN} $\geq V_{CC} - 0.2V$ or V _{IN} $\leq 0.2V$		—	—	1	mA
	I _{SB2}	$\overline{CE} = V_{IH}$, V _{IN} = V _{IH} /V _{IL} Cycle = Min.		—	—	85	mA
Output high voltage	V _{OH}	I _{OH} = - 4.0mA		2.4	—	—	V
Output low voltage	V _{OL}	I _{OL} = 8.0mA		—	—	0.4	V

* V_{CC} = 5.0V, T_a = 25 °C

I/O capacitance

(T_a = 25 °C, f = 1MHz)

Item	Symbol	Test Conditions	Min.	Max.	Unit
Input capacitance	C _{IN}	V _{IN} = 0V	—	7	pF
Input/output capacitance	C _{I/O}	V _{I/O} = 0V	—	7	pF

Note) This parameter is sampled and is not 100 % tested.


AC characteristics

• AC test conditions


(V_{CC} = 5V ± 10 %, T_a = 0 to + 70 °C)

Item	Conditions
Input pulse high level	V _{IH} = 3.0V
Input pulse low level	V _{IL} = 0V
Input rise time	t _r = 5ns
Input fall time	t _f = 5ns
Input and output reference level	1.5V
Output load conditions	Fig. 1

Output Load (1)



Output Load (2)*2



*1 including scope and jig capacitance

*2 for t_{LZ}, t_{HZ}, t_{OW}, t_{WHZ}

Fig. 1

• Read cycle

Item	Symbol	- 15		- 20		Unit
		Min.	Max.	Min.	Max.	
Read cycle time	t _{RC}	15	—	20	—	ns
Address access time	t _{AA}	—	15	—	20	ns
Chip enable access time ($\overline{\text{CE}}$)	t _{CO}	—	15	—	20	ns
Output hold from address change	t _{OH}	3	—	3	—	ns
Chip enable to output in low Z ($\overline{\text{CE}}$)	t _{LZ} *	2	—	3	—	ns
Chip disable to output in high Z	t _{HZ} *	0	6	0	8	ns
Chip enable to power up time	t _{PU}	0	—	0	—	ns
Chip disable to power down time	t _{PD}	—	15	—	20	ns

* Transition is tested by means of load conditions (2), from stationary condition at $\pm 200\text{mV}$ (See Fig. 1)


• Write cycle

Item	Symbol	- 15		- 20		Unit
		Min.	Max.	Min.	Max.	
Write cycle time	t _{WC}	15	—	20	—	ns
Address valid to end of write	t _{AW}	13	—	18	—	ns
Chip enable to end of write	t _{CW}	13	—	18	—	ns
Data to write time overlap	t _{DW}	8	—	11	—	ns
Data hold from write time	t _{DH}	0	—	0	—	ns
Write pulse width	t _{WP}	13	—	18	—	ns
Address setup time	t _{AS}	0	—	0	—	ns
Write recovery time	t _{WR}	0	—	0	—	ns
Output active from end of write	t _{OW} *	2	—	3	—	ns
Write to output in high Z	t _{WHZ} *	0	5	0	7	ns


* Transition is tested by means of load conditions (2), from stationary condition at $\pm 200\text{mV}$ (See Fig. 1)

Timing Waveform


- Read cycle : $\overline{WE} = V_{IH}$



- Write cycle (1) : $\overline{WE}$ control




- Write cycle (2) : $\overline{CE}$ control




- *1) Whatever the conditions, t_{HZ} is smaller than t_{LZ} .
- *2) t_{WH} is tested from either $\overline{CE}$ or $\overline{WE}$ rise, whichever comes earlier, until the end of write cycle.
- *3) Write is performed when both $\overline{CE}$ and $\overline{WE}$ are in the low overlap.
- *4) When $\overline{WE}$ fall is performed simultaneously with $\overline{CE}$ fall, or before, output is kept to high impedance.
- *5) While I/O pins are in output state, do not apply data input signals with a phase opposite to that of the output.

Example of Representative Characteristics


Supply current vs. Supply voltage




Supply current vs. Ambient temperature




Supply current vs. Cycle time




Standby current vs. Ambient temperature




Standby current vs. Supply voltage




Standby current vs. Ambient temperature




Access time vs. Supply voltage




Access time vs. Ambient temperature




Access time vs. Load capacity




Input voltage vs. Supply voltage



Output current vs. Output voltage





Output current vs. Output voltage



Package Outline Unit : mm

CXK5466P



22 pin DIP (Plastic) 300mil 1.3g



SONY NAME	DIP-22P-02
EIAJ NAME	*DIP022-P-0300-A
JEDEC CODE	

CXK5466J

24 pin SOJ (Plastic) 300mil 0.7g



SONY NAME	SOJ-24P-01
EIAJ NAME	*SOJ024-P-0300-A
JEDEC CODE	MO-065-AA*

*(Similar)