

#### **Features**

- 1,048,576 word by 16 bit organization
- Single 3.3V  $\pm$  0.3V or 5.0V  $\pm$  0.5V power supply
- Standard Power (SP) and Low Power (LP)
- 4096 Refresh Cycles
  - 64 ms Refresh Rate (SP version)
  - 256 ms Refresh Rate (LP version)
- · High Performance:

		-50	-60	Units
t <sub>RAC</sub>	RAS Access Time	50	60	ns
t <sub>CAC</sub>	CAS Access Time	13	15	ns
t <sub>AA</sub>	Column Address Access Time	25	30	ns
t <sub>RC</sub>	Cycle Time	84	104	ns
t <sub>HPC</sub>	EDO (Hyper Page) Mode Cycle Time	20	25	ns

- · Low Power Dissipation

  - Active (max) 55 mA / 50 mA
    Standby: TTL Inputs (max) 1.0 mA
  - Standby: CMOS Inputs (max)
    - 1.0 mA (SP version)
    - 0.1 mA (LP version)
  - Self Refresh (LP version only)
    - 200μA (3.3 Volt)
    - 300μA (5.0 Volt)
- Extended Data Out (Hyper Page) Mode
- Dual CAS Byte Read/Write
- · Read-Modify-Write
- RAS Only and CAS before RAS Refresh
- · Hidden Refresh
- Package: TSOP-II 50/44 (400mil x 825mil) SOJ 42/42 (400mil)

#### **Description**

The IBM0116165 is a dynamic RAM organized 1,048,576 words by 16 bits, which has a very low "sleep mode" power consumption option. These devices are fabricated in IBM's advanced 0.5µm CMOS silicon gate process technology. The circuit and process have been carefully designed to provide high performance, low power dissipation, and high reliability. The devices operate with a single  $3.3V \pm 0.3V$  or  $5.0V \pm 0.5V$  power supply. The 20 addresses required to access any bit of data are multiplexed (12 are strobed with RAS, 8 are strobed with CAS).

#### Pin Assignments (Top View)

50/44	TSOP	42/42	2 SOJ
Vcc	50   Vss 49   IO15 48   IO14 47   IO13 46   IO12 45   Vss 44   IO11 43   IO10 42   IO9 41   IO8 40   NC	Vcc	42
NC   15 NC   16 WE   17 RAS   18 A11   19 A10   20 A0   21 A1   22 A2   23 A3   24 Vcc   25	36 D NC 35 D LOAS 34 D LOAS 33 D OE 32 D A9 31 D A8 30 D A7 29 D A6 28 D A5 27 D A4 26 D Vss	NC   12 WE   13 RAS   14 A11   15 A10   16 A0   17 A1   18 A2   19 A3   20 Vcc   21	31 D CAS 30 D UCAS 29 D OE 28 D A9 27 D A8 26 D A7 25 D A6 24 D A5 23 D A4 22 D Vss

#### **Pin Description**

RAS	Row Address Strobe
LCAS / UCAS	L/U Column Address Strobe
WE	Read/Write Input
A0 - A11	Address Inputs
ŌĒ	Output Enable
I/O0 - I/O15	Data Input/Output
V <sub>cc</sub>	Power (+3.3V or +5.0V)
V <sub>SS</sub>	Ground

28H4723 SA14-4225-06 Revised 4/97




### **Ordering Information**

Part Number	SP/LP	Self Refresh	Power Supply	Speed	Package	Notes
IBM0116165T3 -50	SP	No	5.0V	50ns	400mil TSOP-II 50/44	1
IBM0116165T3 -60	SP	No	5.0V	60ns	400mil TSOP-II 50/44	1
IBM0116165BT3 -50	SP	No	3.3V	50ns	400mil TSOP-II 50/44	1
IBM0116165BT3 -60	SP	No	3.3V	60ns	400mil TSOP-II 50/44	1
IBM0116165J3 -50	SP	No	5.0V	50ns	400mil SOJ 42/42	1
IBM0116165J3 -60	SP	No	5.0V	60ns	400mil SOJ 42/42	1
IBM0116165BJ3 -50	SP	No	3.3V	50ns	400mil SOJ 42/42	1
IBM0116165BJ3 -60	SP	No	3.3V	60ns	400mil SOJ 42/42	1
IBM0116165MT50	LP	Yes	5.0V	50ns	400mil TSOP-II 50/44	1
IBM0116165MT3 -60	LP	Yes	5.0V	60ns	400mil TSOP-II 50/44	1
IBM0116165PT3 -50	LP	Yes	3.3V	50ns	400mil TSOP-II 50/44	1
IBM0116165PT3 -60	LP	Yes	3.3V	60ns	400mil TSOP-II 50/44	1
IBM0116165MJ3 -50	LP	Yes	5.0V	50ns	400mil SOJ 42/42	1
IBM0116165MJ3 -60	LP	Yes	5.0V	60ns	400mil SOJ 42/42	1
IBM0116165PJ3 -50	LP	Yes	3.3V	50ns	400mil SOJ 42/42	1
IBM0116165PJ3 -60	LP	Yes	3.3V	60ns	400mil SOJ 42/42	1

<sup>1.</sup> SP = Standard Power version (IBM0116165 and IBM0116165B); LP = Low Power version (IBM0116165M and IBM00116165P)



## **Block Diagram**





#### **Truth Table**

Function		RAS	LCAS	UCAS	WE	ŌĒ	Row Address	Column Address	I/O0 - I/O15
Standby		Н	Н→Х	Н→Х	Χ	Х	Х	Х	High Impedance
Read: Word		L	L	L	Н	L	Row	Col	Data Out
Read: Lower Byte		L	L	Н	Н	L	Row	Col	Lower Byte: Data Out Upper Byte: High-Z
Read: Upper Byte		L	Н	L	Н	L	Row	Col	Lower Byte: High-Z Upper Byte: Data Out
Write: Word Early-Write		L	L	L	L	х	Row	Col	Data In
Write: Lower Byte Early-Write		L	L	Н	L	х	Row	Col	Lower Byte: Data In Upper Byte: High-Z
Write: Upper Byte Early-Write		L	Н	L	L	x	Row	Col	Lower Byte: High-Z Upper Byte: Data In
Read-Modify-Write		L	L	L	H→L	L→H	Row	Col	Data Out, Data In
EDO (Hyper Page) Mode	1st Cycle	L	H→L	H→L	Н	L	Row	Col	Data Out
Read	2nd Cycle	L	H→L	H→L	Н	L	N/A	Col	Data Out
EDO (Hyper Page) Mode	1st Cycle	L	H→L	H→L	L	Х	Row	Col	Data In
Write	2nd Cycle	L	H→L	H→L	L	Х	N/A	Col	Data In
EDO (Hyper Page) Mode	1st Cycle	L	H→L	H→L	H→L	L→H	Row	Col	Data Out, Data In
Read-Modify-Write	2nd Cycle	L	H→L	H→L	H→L	L→H	N/A	Col	Data Out, Data In
RAS-Only Refresh		L	Н	Н	X	Х	Row	N/A	High Impedance
CAS-Before-RAS Refresh		H→L	L	L	Н	Х	Х	N/A	High Impedance
	Read	L→H→L	L	L	Н	L	Row	Col	Data Out
Hidden Refresh	Write	L→H→L	L	L	L→H	Х	Row	Col	Data In
Self Refresh (LP version only	·)	H→L	L	L	Н	Х	Х	Х	High Impedance



#### **Absolute Maximum Ratings**

C b = 1	D	Ra	Rating			
Symbol	Parameter	3.3 Volt Device	5.0 Volt Device	Units	Notes	
V <sub>cc</sub>	Power Supply Voltage	-0.5 to +4.6	-1.0 to +7.0	V	1	
V <sub>IN</sub>	Input Voltage	-0.5 to min (V <sub>CC</sub> +0.5, 4.6)	-0.5 to min (V <sub>CC</sub> +0.5, 7.0)	٧	1	
V <sub>OUT</sub>	Output Voltage	-0.5 to min (V <sub>CC</sub> +0.5, 4.6)	-0.5 to min (V <sub>CC</sub> +0.5, 7.0)	٧	1	
T <sub>OPR</sub>	Operating Temperature	0 to +70	0 to +70	°C	1	
T <sub>STG</sub>	Storage Temperature	-55 to +150	-55 to +150	°C	1	
P <sub>D</sub>	Power Dissipation	1.0	1.0	W	1	
I <sub>OUT</sub>	Short Circuit Output Current	50	50	mA	1	

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **Recommended DC Operating Conditions** (T<sub>A</sub>= 0 to 70°C)

C L - I	D	3	.3 Volt Devic	e .	5	.0 Volt Devic	:e	1111	NI_1_
Symbol Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Units	Notes	
V <sub>cc</sub>	Supply Voltage	3.0	3.3	3.6	4.5	5.0	5.5	٧	1
V <sub>IH</sub>	Input High Voltage	2.0	_	V <sub>CC</sub> + 0.5	2.4	_	V <sub>CC</sub> + 0.5	٧	1, 2
$V_{IL}$	Input Low Voltage	-0.5	—	0.8	-0.5	—	0.8	٧	1, 2

<sup>1.</sup> All voltages referenced to V<sub>SS</sub>.

#### **Capacitance** ( $T_{A}$ = 25°C, $V_{CC}$ = 3.3V ± 0.3V or $V_{CC}$ = 5.0V ± 0.5V)

Symbol	Parameter	Min.	Max.	Units	Notes
C <sub>I1</sub>	Input Capacitance (A0 - A11)		5	pF	1
C <sub>I2</sub>	Input Capacitance (RAS, LCAS, UCAS, WE, ŌE)	<del>-</del>	7	pF	1
Co	Output Capacitance (I/O0 - I/O15)	_	7	pF	1

<sup>1.</sup> Input capacitance measurements made with rise time shift method with  $\overline{CAS}$  &  $\overline{RAS}$  =  $V_{IH}$  to disable output.

28H4723 SA14-4225-06 Revised 4/97

<sup>2.</sup> V<sub>IH</sub> may overshoot to V<sub>CC</sub> + 1.2V for pulse widths of ≤ 4.0ns with 3.3 Volt, or V<sub>CC</sub> + 2.0V for pulse widths of ≤ 4.0ns (or V<sub>CC</sub> + 1.0V for ≤ 8.0ns) with 5.0 Volt. Additionally, V<sub>IL</sub> may undershoot to -2.0V for pulse widths ≤ 4.0ns with 3.3 Volt, or to -2.0V for pulse widths ≤ 4.0ns (or -1.0V for ≤ 8.0ns) with 5.0 Volt. Pulse widths measured at 50% points with amplitude measured peak to DC reference.



### **DC Electrical Characteristics** $(T_A=0 \text{ to } +70^{\circ}\text{C}, V_{CC}=3.3\text{V} \pm 0.3\text{V or } V_{CC}=5.0\text{V} \pm 0.5\text{V})$

Symbol	Parameter		Min.	Max.	Units	Notes
	Operating Current	-50	<del>-</del>	55	_	
I <sub>CC1</sub>	Average Power Supply Operating Current (RAS, CAS, Address Cycling: t <sub>RC</sub> = t <sub>RC</sub> min.)	-60	_	50	mA	1, 2, 3
I <sub>CC2</sub>	Standby Current (TTL) Power Supply Standby Current (RAS = CAS = V <sub>IH</sub> )			1	mA	
	RAS Only Refresh Current	-50	_	55		
I <sub>CC3</sub>	Average Powe <u>r Su</u> pply Current, RAS Only Mode (RAS Cycling, CAS = V <sub>IH</sub> : t <sub>RC</sub> = t <sub>RC</sub> min)	-60	_	50	mA	1, 3
	EDO (Hyper Page) Mode Current	-50	<u> </u>	35		
I <sub>CC4</sub>	Average Power Supply Current (RAS = V <sub>IL</sub> , CAS, Address Cycling: t <sub>PC</sub> = t <sub>PC</sub> min)	-60	_	30	mA	1, 2, 3
	Standby Current (CMOS)	SP version	_	1		
I <sub>CC5</sub>	Power Supply Standby Current (RAS = CAS = V <sub>CC</sub> - 0.2V)	LP version	_	0.1	mA	
	CAS Before RAS Refresh Current Average Power Supply Current, CAS Before RAS Mode (RAS, CAS, Cycling: t <sub>RC</sub> = t <sub>RC</sub> min)	-50	_	55		
I <sub>CC6</sub>		-60	_	50	mA	1, 3
•••••	Self Refresh Current, LP version only	3.3V	<del></del>	200		
I <sub>CC7</sub>	Average Power Supply Current during Self Refresh CBR cycle with RAS $\geq$ t <sub>RASS</sub> (min); CAS held low; WE = V <sub>CC</sub> - 0.2V; Addresses and D <sub>IN</sub> = V <sub>CC</sub> - 0.2V or 0.2V.	5.0V	_	300	μА	
I <sub>I(L)</sub>	Input Leakage Current Input Leakage Current, any input $(0.0 \le V_{\text{IN}} \le (V_{\text{CC}} + 0.3V))$ , All Other Pins Not Under Test = 0	٧	-5	+5	μА	
I <sub>O(L)</sub>	Output Leakage Current ( $D_{OUT}$ is disabled, $0.0 \le V_{OUT} \le V_{CC}$ )			+5	μА	
V <sub>OH</sub>	Output Level (TTL) Output "H" Level Voltage $(I_{OUT} = -2.0mA \text{ for } 3.3V, \text{ or } I_{OUT} = -5mA \text{ for } 5.0V)$			V <sub>cc</sub>	٧	
V <sub>OL</sub>	Output Level (TTL) Output "L" Level Voltage (I <sub>OUT</sub> = +2.0mA for 3.3V, or I <sub>OUT</sub> = +4.2mA for 5.0V)		0.0	0.4	٧	

I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> depend on cycle rate.
 I<sub>CC1</sub> and I<sub>CC4</sub> depend on output loading. Specified values are obtained with the output open.

<sup>3.</sup> Address can be changed once or less while  $\overline{RAS} = V_{IL}$ . In the case of  $I_{CC4}$ , it can be changed once or less when  $\overline{CAS} = V_{IH}$ .



#### **AC Characteristics** ( $T_A$ = 0 to +70°C, $V_{CC}$ = 3.3V $\pm$ 0.3V or $V_{CC}$ = 5.0V $\pm$ 0.5V)

- An initial pause of 200µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using the internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles is required.
- 2. AC measurements assume t<sub>T</sub>=2ns.
- 3.  $V_{IH}(min.)$  and  $V_{IL}(max.)$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{II}$ .
- 4. Valid column addresses A0 through A7.
- 5. When both LCAS and UCAS go low at the same time, all 16 bits of data are read/written into the device. LCAS and UCAS cannot be staggered within the same Read/Write cycle.

#### Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Symbol	Parameter		-50		-60	- Units	Notes
Буптвог	Parameter	Min.	Max.	Min.	Max.	Units	ivotes
t <sub>RC</sub>	Random Read or Write Cycle Time	84	_	104	_	ns	
t <sub>RP</sub>	RAS Precharge Time	30	—	40	_	ns	
t <sub>CP</sub>	CAS Precharge Time	8	—	10	_	ns	
t <sub>RAS</sub>	RAS Pulse Width	50	10K	60	10K	ns	
t <sub>CAS</sub>	CAS Pulse Width	8	10K	10	10K	ns	
t <sub>ASR</sub>	Row Address Setup Time	0	—	0	_	ns	
t <sub>RAH</sub>	Row Address Hold Time	10		10	_	ns	
t <sub>ASC</sub>	Column Address Setup Time	0	—	0	_	ns	
t <sub>CAH</sub>	Column Address Hold Time	8	_	10	_	ns	
t <sub>RCD</sub>	RAS to CAS Delay Time	14	37	14	45	ns	1
t <sub>RAD</sub>	RAS to Column Address Delay Time	12	25	12	30	ns	2
t <sub>RSH</sub>	RAS Hold Time	8	—	10	_	ns	
t <sub>csh</sub>	CAS Hold Time	38	—	45	_	ns	
t <sub>CRP</sub>	CAS to RAS Precharge Time	5	—	5	_	ns	
t <sub>DZO</sub>	OE Delay Time from D <sub>IN</sub>	0	—	0	_	ns	3
t <sub>DZC</sub>	CAS Delay Time from D <sub>IN</sub>	0	—	0	_	ns	3
t⊤	Transition Time (Rise and Fall)	2	50	2	50	ns	4

Operation within the t<sub>RCD</sub>(max.) limit ensures that t<sub>RAC</sub>(max.) can be met. t<sub>RCD</sub>(max.) is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max.) limit, then access time is controlled by t<sub>CAC</sub>.

- 3. Either t<sub>DZC</sub> or t<sub>DZO</sub> must be satisfied.
- 4. AC measurements assume t<sub>T</sub>=2ns.

28H4723 SA14-4225-06 Revised 4/97

<sup>2.</sup> Operation within the t<sub>RAD</sub>(max.) limit ensures that t<sub>RAD</sub>(max.) can be met. t<sub>RAD</sub>(max.) is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub>(max.) limit, then access time is controlled by t<sub>AA</sub>.





#### **Write Cycle**

Symbol	Parameter		-50	-60		Units	Notes
Symbol	Falametei	Min.	Max.	Min.	Max.	Ullits	Notes
t <sub>wcs</sub>	Write Command Set Up Time	0	<u> </u>	0	_	ns	1
t <sub>WCH</sub>	Write Command Hold Time	7	_	10	_	ns	
t <sub>WP</sub>	Write Command Pulse Width	7	_	10	_	ns	
t <sub>RWL</sub>	Write Command to RAS Lead Time	7	_	10	<u>—</u>	ns	
t <sub>CWL</sub>	Write Command to CAS Lead Time	7	_	10		ns	
t <sub>OED</sub>	ŌĒ to D <sub>IN</sub> Delay Time	13	_	15	_	ns	2
t <sub>DS</sub>	D <sub>IN</sub> Setup Time	0	_	0	_	ns	3
t <sub>DH</sub>	D <sub>IN</sub> Hold Time	7	_	10	<u> </u>	ns	3

<sup>1.</sup> t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.

<sup>2.</sup> Either  $t_{\text{CDD}}$  or  $t_{\text{OED}}$  must be satisfied.

<sup>3.</sup> These parameters are referenced to  $\overline{\text{LCAS}}$  or  $\overline{\text{UCAS}}$  leading edge in early write cycles and to  $\overline{\text{WE}}$  leading edge in Read-Modify-Write cycles.



#### **Read Cycle**

Comments and	Parameter		-50	-60		·· Units	Notes
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Motes
t <sub>RAC</sub>	Access Time from RAS	_	50	_	60	ns	1, 2, 3
t <sub>CAC</sub>	Access Time from CAS	_	13	<u> </u>	15	ns	1, 3
t <sub>AA</sub>	Access Time from Address	_	25	_	30	ns	2, 3
t <sub>OEA</sub>	Access Time from OE	_	13	_	15	ns	3
t <sub>RCS</sub>	Read Command Setup Time	0	_	0	_	ns	
t <sub>RCH</sub>	Read Command Hold Time to CAS	0	_	0	_	ns	4
t <sub>RRH</sub>	Read Command Hold Time to RAS	0	_	0	_	ns	4
t <sub>RAL</sub>	Column Address to RAS Lead Time	25	_	30	_	ns	
t <sub>CLZ</sub>	CAS to Output in Low-Z	0		0	_	ns	3
t <sub>OFF</sub>	Output Buffer Turn-Off Delay	<del>-</del>	13	_	15	ns	5, 6
t <sub>CDD</sub>	CAS to D <sub>IN</sub> Delay Time	13	_	15	_	ns	7
t <sub>OEZ</sub>	Output Buffer Turn-Off Delay from OE	_	13	_	15	ns	5
t <sub>OES</sub>	OE Setup Time Prior to CAS	5	_	5	_	ns	
t <sub>ORD</sub>	OE Setup Time Prior to RAS (Hidden Refresh)	0		0		ns	

- Operation within the t<sub>RCD</sub>(max.) limit ensures that t<sub>RAC</sub>(max.) can be met. t<sub>RCD</sub>(max.) is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max.) limit, then access time is controlled by t<sub>CAC</sub>.
- 2. Operation within the t<sub>RAD</sub>(max.) limit ensures that t<sub>RAD</sub>(max.) can be met. t<sub>RAD</sub>(max.) is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub>(max.) limit, then access time is controlled by t<sub>AA</sub>.
- 3. Measured with the specified current load and 100pF at  $V_{OL}$  = 0.8V and  $V_{OH}$  = 2.0V.
- 4. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- 5. t<sub>OFF</sub> (max) and t<sub>OEZ</sub> (max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- 6.  $t_{OFF}$  is referenced from the rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ , which ever is last.
- 7. Either t<sub>CDD</sub> or t<sub>OED</sub> must be satisfied.



#### **Read-Modify-Write Cycle**

	Parameter		-50		-60	Units	Notes
Symbol			Max.	Min.			
t <sub>RWC</sub>	Read-Modify-Write Cycle Time	110	—	135	_	ns	
t <sub>RWD</sub>	RAS to WE Delay Time	67	_	79	_	ns	1
t <sub>CWD</sub>	CAS to WE Delay Time	30	_	34	_	ns	1
t <sub>AWD</sub>	Column Address to WE Delay Time	42		49		ns	1
t <sub>OEH</sub>	OE Command Hold Time	7	—	10	—	ns	

<sup>1.</sup> t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.

#### **Extended Data Out (Hyper Page) Mode Cycle**

Symbol	D	-50		-60		11-31-	
	Parameter		Max.	Min.	Max.	Units	Notes
t <sub>HCAS</sub>	EDO (Hyper Page) Mode CAS Pulse Width	8	10K	10	10K	ns	
t <sub>HPC</sub>	EDO (Hyper Page) Mode Cycle Time (Read/Write)	20	_	25	_	ns	
t <sub>HPRWC</sub>	EDO (Hyper Page) Mode Read Modify Write Cycle Time	51	_	60	_	ns	
t <sub>DOH</sub>	Data-out Hold Time from CAS	5	_	5	_	ns	
t <sub>WHZ</sub>	Output buffer Turn-Off Delay from WE	0	10	0	10	ns	
t <sub>WPZ</sub>	WE Pulse Width to Output Disable at CAS High	7	_	10	_	ns	
t <sub>CPRH</sub>	RAS Hold Time from CAS Precharge	30	_	35	_	ns	
t <sub>CPA</sub>	Access Time from CAS Precharge	_	28	_	35	ns	1
t <sub>RASP</sub>	EDO (Hyper Page) Mode RAS Pulse Width	50	200K	60	200K	ns	
t <sub>OEP</sub>	OE Precharge	5		5	_	ns	
t <sub>OEHC</sub>	OE High Hold Time from CAS High	5	_	5	—	ns	

<sup>1.</sup> Measured with the specified current load and 100pF at  $V_{OL} = 0.8V$  and  $V_{OH} = 2.0V$ .



#### Refresh Cycle

Symphol	Parameter	-50		-60		Units	Notes
		Min.	Max.	Min.			110100
t <sub>CSR</sub>	CAS Setup Time (CAS before RAS Refresh Cycle)	5	_	5	_	ns	
t <sub>CHR</sub>	CAS Hold Time (CAS before RAS Refresh Cycle)	10	_	10	_	ns	
t <sub>WRP</sub>	WE Setup Time (CAS before RAS Refresh Cycle)	10	_	10	_	ns	
t <sub>WRH</sub>	WE Hold Time (CAS before RAS Cycle)	10	_	10	_	ns	
t <sub>RPC</sub>	RAS Precharge to CAS Hold Time	5	_	5	<u>—</u>	ns	

#### Self Refresh Cycle - Low Power Version Only

Symbol Parameter	Devometer	-50		-60		11:4	NI-4
	Min.	Max.	Min.	Max.	Units	Notes	
t <sub>RASS</sub>	RAS Pulse Width During Self Refresh Cycle	100		100		μs	1
t <sub>RPS</sub>	RAS Precharge Time During Self Refresh Cycle	89	<u>—</u>	104	<u>—</u>	ns	1
t <sub>CHS</sub>	CAS Hold Time From RAS Rising During Self Refresh Cycle	-50	_	-50	_	ns	1, 2
t <sub>CHD</sub>	CAS Hold Time From RAS Falling During Self Refresh Cycle	350	_	350	_	μs	1, 2

When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation:
 If row addresses are being refreshed in an EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles,
 then only one CBR cycle must be performed immediately after exit from Self Refresh.
 If row addresses are being refreshed in any other manner (ROR- Distributed/Burst; or CBR-Burst) over the refresh interval, then a
 full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.


#### Refresh

	Parameter		-50		-60			Notes
	Defreeb Devied	SP version	—	64		64	1113	1
112	Refresh Period	LP version	_	256		256		
1. 4096 cycles.								

<sup>2.</sup> If  $t_{RASS} > t_{CHD}$  (min) then  $t_{CHD}$  applies. If  $t_{RASS} \le t_{CHD}$  (min) then  $t_{CHS}$  applies.



## **Read Cycle**




©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.

28H4723 SA14-4225-06 Revised 4/97




## Write Cycle (Early Write)



28H4723 SA14-4225-06 Revised 4/97



## Write Cycle (Delayed Write)




©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.

28H4723 SA14-4225-06 Revised 4/97




## **Read-Modify-Write Cycle**



28H4723 SA14-4225-06 Revised 4/97




## **EDO (Hyper Page) Mode Read Cycle**






# **EDO (Hyper Page) Mode Read Cycle (OE Control)**



28H4723 SA14-4225-06 Revised 4/97



# **EDO (Hyper Page) Mode Read Cycle (WE Control)**




©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.

28H4723 SA14-4225-06 Revised 4/97




## **EDO (Hyper Page) Mode Early Write Cycle**





## **EDO (Hyper Page) Mode Late Write Cycle**




©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.

28H4723 SA14-4225-06 Revised 4/97




## **EDO (Hyper Page) Mode Read Modify Write Cycle**



28H4723 SA14-4225-06 Revised 4/97




## **EDO (Hyper Page) Mode Read and Write Cycle**





## **RAS** Only Refresh Cycle






: "H" or "L"

NOTE: WE, OE and D<sub>IN</sub> are "H" or "L"



# **CAS** Before **RAS** Refresh Cycle




©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.

28H4723 SA14-4225-06 Revised 4/97




## Hidden Refresh Cycle (Read)



28H4723 SA14-4225-06 Revised 4/97





## **Hidden Refresh Cycle (Write)**





### Self Refresh Cycle (Sleep Mode) - Low Power version only






#### NOTES:


- 1. Address and  $\overline{OE}$  are "H" or "L"
- 2. Once RAS (min) is provided and RAS remains low, the DRAM will be in Self Refresh, commonly known as "Sleep Mode."
- $\begin{array}{ll} 3. \ \ \mbox{If} \ t_{\mbox{\tiny RASS}} > t_{\mbox{\tiny CHD}} \ \mbox{(min) then} \ t_{\mbox{\tiny CHD}} \ \mbox{applies}. \\ \ \mbox{If} \ t_{\mbox{\tiny RASS}} \leq t_{\mbox{\tiny CHD}} \ \mbox{(min) then} \ t_{\mbox{\tiny CHS}} \ \mbox{applies}. \\ \end{array}$


28H4723 SA14-4225-06 Revised 4/97



#### PACKAGE DIMENSIONS (400mil; 50/44 lead; Thin Small Outline Package)









NOTE: All dimensions are in millimeters; Package diagrams are not drawn to scale.



#### PACKAGE DIMENSIONS (400mil; 42/42 lead; Small Outline J-Lead)





NOTE: All dimensions are in millimeters; Package diagrams are not drawn to scale.

28H4723 SA14-4225-06 Revised 4/97



## **Revision Log**

Revision	Contents Of Modification			
11/15/95	Initial Release			
	<ol> <li>The Low Power and Standard Power Specifications were combined. ES# 28H4722 and ES# 28H4723 were combined into ES# 28H4723.</li> </ol>			
	2. Added Die Rev E part numbers.			
	3. A -6R speed sort was added, with the following differences over the -60 speed sort:			
	- t <sub>CAC</sub> was increased from 15ns to 17ns for the -6R speed sort			
10/10/05	<ul> <li>t<sub>RCD</sub> (max) was decreased from 45ns to 43ns for the -6R speed sort.</li> <li>t<sub>CWD</sub> was increased from 34ns to 36ns for the -6R speed sort.</li> </ul>			
12/10/95	- t <sub>OEA</sub> was increased from 15ns to 17ns for the -6R speed sort.			
	4. t <sub>CHD</sub> was added to the Self Refresh Cycle with a value of 350μs for all speed sorts.			
	<ol> <li>The Self Refresh timing diagram was changed to allow CAS to go high t<sub>CHD</sub> (350μs) after RAS falls entering Self Refresh.</li> </ol>			
	6. The CBR timing diagram was changed to allow CAS to remain low for back-to-back CBR cycles.			
	7. WE for the Hidden Refresh Write cycle in the Truth Table was changed from "L" to "H".			
	1. I <sub>CC2</sub> was changed from 2mA to 1mA.			
	2. $I_{I(L)}$ and $I_{O(L)}$ were altered from +/- 10uA to +/- 5uA.			
	3. t <sub>RC</sub> was changed from 89ns to 84ns for the -50 speed sort.			
	<ol> <li>t<sub>CSH</sub> changed from 45ns to 38ns, 50ns to 45ns, and 55ns to 50ns for the -50, -60, and -70 speed sorts, resp tively.</li> </ol>			
09/01/96	5. $t_T$ was initially at a max of 30ns. It has been modified to 50ns for all speed sorts.			
	6. t <sub>CPA</sub> was decreased from 30ns to 28ns for the -50 speed sort.			
	7. t <sub>RASP</sub> max of 125K was raised to 200K for all speed sorts.			
	8. t <sub>OEP</sub> was changed from 10ns to 5ns for all speed sorts.			
	9. t <sub>OEHC</sub> was also lowered from 10ns to 5ns for all speed sorts.			
	10. t <sub>RP</sub> was changed from 35ns to 30ns for the -50 speed sort.			
	1. $\overline{ ext{WE}}$ for the Hidden Refresh Write cycle in the Truth Table was changed from "H" to "L $ ightarrow$ H".			
	2. t <sub>OED</sub> was moved from the Common Parameters table to the Write Cycle Parameters Table.			
	3. t <sub>RWC</sub> for the -50 part was changed from 115ns to 100ns.			
	<ol> <li>The note "Implementing WE at RAS time during a Read or Write cycle is optional. Doing so will facilitate containing with future EDO DRAMs." was removed from all of the Read and Write timing diagrams.</li> </ol>			
03/19/97	5. t <sub>ODD</sub> in the CAS before RAS timing diagram was renamed t <sub>OED</sub> .			
	6. The -70 and -6R speed sorts and timings were removed.			
	7. I <sub>cc1</sub> , I <sub>cc3</sub> , I <sub>cc6</sub> for the -50 speed sort were reduced from 85mA to 55mA.			
	8. I <sub>co4</sub> for the -50 speed sort was reduced from 75mA to 35mA.			
	9. I <sub>cc1</sub> , I <sub>cc3</sub> , I <sub>cc6</sub> for the -60 speed sort were reduced from 75mA to 50mA.			
	10. I <sub>cc4</sub> for the -60 speed sort was reduced from 65mA to 30mA.			
04/23/97	1. $I_{cc5}$ was changed from 200 $\mu A$ to 100 $\mu A$ for the Low Power Die Rev F Parts.			