

Integrated Device Technology, Inc.

HIGH-SPEED 1K x 9 DUAL-PORT STATIC RAM WITH INTERRUPT AND BUSY

PRELIMINARY
IDT70101S/L
IDT70105S/L

FEATURES:

- High-speed access
 - Military: 35/45/55/70ns (max.)
 - Commercial: 25/35/45/55ns (max.)
- Low-power operation
 - IDT70101/70105S
 - Active: 400mW (typ.)
 - Standby: 7mW (typ.)
 - IDT70101/70105L
 - Active: 400mW (typ.)
 - Standby: 2mW (typ.)
- Fully asynchronous operation from either port
- Each port has a 9-bit wide data path. The 9th bit could be used as the parity bit.
- MASTER IDT70101 easily expands data bus width to 18 bits or more using SLAVE IDT70105 chip.
- On-chip port arbitration logic (IDT70101 only)
- **BUSY** output flag on MASTER; **BUSY** input on SLAVE
- **INT** (INTERRUPT) flag for port-to-port communication
- Battery backup operation — 2V data retention
- TTL compatible, signal 5V ($\pm 10\%$) power supply

- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B


DESCRIPTION:

The IDT70101/IDT70105 are high-speed 1K x 9 dual-port static RAMs. The IDT70101 is designed to be used as a stand-alone 9-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT70105 "SLAVE" dual-port in 18-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 18-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low standby power mode.

The devices utilize a 9-bit wide data path to allow for data/control and parity bits at the user's option. This feature is especially useful in data communications applications where

FUNCTIONAL BLOCK DIAGRAM



NOTES:

1. 70101 (MASTER): **BUSY** is totem-pole output. 70105 (SLAVE): **BUSY** is input.
2. **INT** is totem-pole output.
3. Arbitration Logic is for IDT70101 (MASTER).

CEMOS is a trademark of Integrated Device Technology, Inc.

2852 drw 01

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1990

©1990 Integrated Device Technology, Inc.

7.4 - 1

DSC-1048/1

1

7

DESCRIPTION (Continued)

it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 400mW of power at maximum access times as fast as 25ns. Low-power

(L) versions offer battery backup data retention capability with each port typically consuming 200µW from a 2V battery.

The IDT70101/IDT70105 devices are packaged in 52-pin LCCs and 52-pin PLCCs. The military devices are processed 100% in compliance to the test methods of MIL-STD-883, Method 5004.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
COU	Output Capacitance	VOUT = 0V	11	pF

NOTE:
1. This parameter is determined by device characterization but is not production tested.

RECOMMENDED DC OPERATING CONDITIONS


Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0.0	V
VIH	Input High Voltage	2.2	-	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	V

NOTE:
1. VIL (min.) = -3.0V for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

PIN CONFIGURATIONS



DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	70101S 70105S		70101L 70105L		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage Current	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V _{OL}	Output Low Voltage (I/Os – I/Os)	$I_{OL} = 4mA$	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	$I_{OH} = -4mA$	2.4	—	2.4	—	V

2652 tbl 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{CC} = 0.5V \pm 10\%$)

Symbol	Parameter	Test Conditions	Version	70101 x 25 ⁽²⁾ 70105 x 25 ⁽²⁾		70101 x 35 70105 x 35		70101 x 45 70105 x 45		70101 x 55 70105 x 55		70101 x 70 ⁽³⁾ 70105 x 70 ⁽³⁾		Unit
				Typ.	Max.	Typ.	Max.	Typ.	Max.	Typ.	Max.	Typ.	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}$ Outputs Open $f = f_{MAX}^{(4)}$	Mil. S L	—	—	80	300	75	290	70	285	65	275	mA
				Com'l. S L	75	260	75	250	75	245	70	235	—	
ISB1	Standby Current (Both Ports—TTL Level Inputs)	\overline{CE}_L and $\overline{CE}_R \geq V_{IH}$ $f = f_{MAX}^{(4)}$	Mil. S L	—	—	25	80	25	65	25	65	25	65	mA
				Com'l. S L	25	65	25	65	25	65	25	65	—	
ISB2	Standby Current (One Port—TTL Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{IH}$ Active Port Outputs Open, $f = f_{MAX}^{(4)}$	Mil. S L	—	—	50	190	45	170	40	170	40	165	mA
				Com'l. S L	50	175	46	160	45	150	40	140	—	
ISB3	Full Standby Current (Both Ports—All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(5)}$	Mil. S L	—	—	1.2	30	1.0	30	1.0	30	1.0	30	mA
				Com'l. S L	1.2	15	1.2	15	1.0	15	1.0	15	—	
ISB4	Full Standby Current (One Port—All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(4)}$	Mil. S L	—	—	47	170	45	160	40	155	40	150	mA
				Com'l. S L	50	155	45	142	45	132	45	127	—	

NOTES:

1. "x" in part numbers indicates power rating (S or L).
2. 0°C to +70°C temperature range only.
3. -55°C to +125°C temperature range only.
4. At $f = f_{MAX}$, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of $1/t_{RC}$, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
5. $f = 0$ means no address or control lines change. Applies only to inputs at CMOS level standby.

2652 tbl 05

7

DATA RETENTION CHARACTERISTICS (L Version Only)


Symbol	Parameter	Test Conditions	70101L/70105L			Unit	
			Min.	Typ. ⁽¹⁾	Max.		
V _{DR}	V _{CC} for Data Retention	V _{CC} = 2.0V, $\overline{CE} \geq V_{CC} - 0.2V$	2.0	—	—	V	
I _{CCDR}	Data Retention Current		Mil.	—	100	4000	μA
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time	V _{IN} \geq V _{CC} - 0.2V or V _{IN} \leq 0.2V	Com'l.	—	100	1500	μA
t _R ⁽³⁾	Operation Recovery Time		0	—	—	—	ns
			t _{RC} ⁽²⁾	—	—	—	ns

NOTES:

- V_{CC} = 2V, T_A = +25°C
- t_{RC} = Read Cycle Time
- This parameter is guaranteed but not tested.

2652 tbl 06

DATA RETENTION WAVEFORM



2652 drw 03

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 and 3

2652 tbl 07




Figure 1. Output Load

2652 drw 04




Figure 2. Output Load (for t_{HZ}, t_{WZ}, and t_{OW})

2652drw 05




Figure 3. \overline{BUSY} and \overline{INT} Output Load

2652 drw 07


* Including scope and jig.

**AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁷⁾**

Symbol	Parameter	70101 x 25 ⁽²⁾ 70105 x 25 ⁽²⁾		70101 x 35 70105 x 35		70101 x 45 70105 x 45		70101 x 55 70105 x 55		70101 x 70 ⁽³⁾ 70105 x 70 ⁽³⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle												
tWC	Write Cycle Time ⁽⁵⁾	25	—	35	—	45	—	55	—	70	—	ns
tEW	Chip Enable to End of Write	20	—	30	—	35	—	40	—	50	—	ns
tAW	Address Valid to End of Write	20	—	30	—	35	—	40	—	50	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width ⁽⁶⁾	20	—	30	—	35	—	40	—	50	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
tDW	Data Valid to End of Write	12	—	20	—	20	—	20	—	30	—	ns
tHZ	Output High Z Time ^(1,4)	—	10	—	15	—	20	—	30	—	35	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	0	—	ns
tWZ	Write Enabled to Output in High Z ^(1,4)	—	10	—	15	—	20	—	30	—	35	ns
tOW	Output Active From End of Write ^(1,4)	0	—	0	—	0	—	0	—	0	—	ns


- NOTES:** 2652 b1 09
1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
 2. 0°C to +70°C temperature range only.
 3. -55°C to +125°C temperature range only.
 4. This parameter guaranteed but not tested.
 5. For MASTER/SLAVE combination, tWC = tBAA + tWP.
 6. Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7).
 7. "x" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, ($\overline{R/\overline{W}}$ CONTROLLED TIMING)^(1, 2, 3, 7)



2652 drw 10

TIMING WAVEFORM OF WRITE CYCLE NO. 2, (\overline{CE} CONTROLLED TIMING)^(1, 2, 3, 5)



2652 drw 11

NOTES:

1. $\overline{R/\overline{W}}$ must be high during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low \overline{CE} and a low $\overline{R/\overline{W}}$.
3. t_{WR} is measured from the earlier of \overline{CE} or $\overline{R/\overline{W}}$ going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the \overline{CE} low transition occurs simultaneously with or after the $\overline{R/\overline{W}}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500\text{mV}$ from steady state with a 5pF load (including scope and jig).
7. If \overline{OE} is low during a $\overline{R/\overline{W}}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or $t_{WZ} + t_{OW}$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is high during an $\overline{R/\overline{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

7

**AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁸⁾**


Symbol	Parameter	70101 x 25 ⁽¹⁾ 70105 x 25 ⁽¹⁾		70101 x 35 70105 x 35		70101 x 45 70105 x 45		70101 x 55 70105 x 55		70101 x 70 ⁽²⁾ 70105 x 70 ⁽²⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Busy Timing (For Master IDT70101 Only)												
tBAA	BUSY Access Time to Address	—	25	—	35	—	35	—	45	—	45	ns
tBDA	BUSY Disable Time to Address	—	20	—	30	—	35	—	40	—	40	ns
tBAC	BUSY Access Time to Chip Enable	—	20	—	30	—	30	—	35	—	35	ns
tBDC	BUSY Disable Time to Chip Enable	—	20	—	25	—	25	—	30	—	30	ns
tWDD	Write Pulse to Data Delay ⁽³⁾	—	50	—	60	—	70	—	80	—	95	ns
tDDD	Write Data Valid to Read Data Delay ⁽³⁾	—	35	—	45	—	55	—	65	—	80	ns
tAPS	Arbitration Priority Set-up Time ⁽⁴⁾	5	—	5	—	5	—	5	—	5	—	ns
tBDD	BUSY Disable to Valid Data ⁽⁵⁾	—	Note 5	—	Note 5	—	Note 5	—	Note 5	—	Note 5	ns
Busy Input Timing (For Slave IDT70105 Only)												
tWB	Write to BUSY Input ⁽⁶⁾	0	—	0	—	0	—	0	—	0	—	ns
tWH	Write Hold After BUSY ⁽⁷⁾	15	—	20	—	20	—	20	—	20	—	ns
tWDD	Write Pulse to Date Delay ⁽⁹⁾	—	50	—	60	—	70	—	80	—	95	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁹⁾	—	35	—	45	—	55	—	65	—	80	ns

NOTES:

1. 0°C to +70°C temperature range only.
2. -55°C to +125°C temperature range only.
3. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For MASTER IDT70101 only)".
4. To ensure that the earlier of the two ports wins.
5. tBDD is a calculated parameter and is the greater of 0, tWDD - tWP (actual) or tDDD - tDW (actual).
6. To ensure that a write cycle is inhibited during contention.
7. To ensure that a write cycle is completed after contention.
8. "x" in part numbers indicates power rating (S or L).
9. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY Port-to-port Delay (For SLAVE IDT70105 only)".

2652 tbl 11

**TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}^{(1, 2, 3)}$
(FOR MASTER IDT70101 ONLY)**




2652 drw 12

NOTES:

1. To ensure that the earlier of the two ports wins.
2. Write Cycle parameters should be adhered to, in order to ensure proper writing.
3. Device is continuously enabled for both ports.
4. $\overline{\text{OE}}$ at LOW for the reading port.

**TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY^(1, 2, 3)
(FOR SLAVE IDT70105 ONLY)**




2652 drw 13

NOTES:

1. Assume $\overline{\text{BUSY}}$ input at HIGH for the writing port, and $\overline{\text{OE}}$ at LOW for the reading port.
2. Write Cycle parameters should be adhered to, in order to ensure proper writing.
3. Device is continuously enabled for both ports.

**TIMING WAVEFORM OF WRITE WITH $\overline{\text{BUSY}}$ INPUT
(FOR SLAVE IDT70105 ONLY)**




2652drw 14


7

TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, \overline{CE} ARBITRATION

\overline{CE}_L VALID FIRST:




\overline{CE}_R VALID FIRST:




2652 drw 18

TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION⁽¹⁾

LEFT ADDRESS VALID FIRST:



RIGHT ADDRESS VALID FIRST:



NOTE:
1. $\overline{CE}_L = \overline{CE}_R = V_L$

2652 drw 19

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾

Symbol	Parameter	70101 x 25 ⁽¹⁾ 70105 x 25 ⁽¹⁾		70101 x 35 70105 x 35		70101 x 45 70105 x 45		70101 x 55 70105 x 55		70101 x 70 ⁽²⁾ 70105 x 70 ⁽²⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Interrupt Timing												
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
tINS	Interrupt Set Time	—	25	—	35	—	40	—	45	—	50	ns
tINR	Interrupt Reset Time	—	25	—	35	—	40	—	45	—	50	ns


2652 tbl 13

NOTES:


- 0°C to -70°C temperature range only.
- 55°C to +125°C temperature range only.
- *x* in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF INTERRUPT MODE^(1, 2)

LEFT SIDE SETS $\overline{\text{INT}}_R$:



RIGHT SIDE CLEARS $\overline{\text{INT}}_R$:



NOTES:


- $\overline{\text{C}}_{E_L} = \overline{\text{C}}_{E_R} = V_{IL}$
- $\overline{\text{INT}}_L$ and $\overline{\text{INT}}_R$ are reset (high) during power-up.

2652 drw 20


7

TIMING WAVEFORM OF INTERRUPT MODE^(1, 2)

RIGHT SIDE SETS INTL:



LEFT SIDE CLEARS INTL:




NOTES:

1. $CE_L = CE_R = V_{IL}$
2. $INTR$ and $INTL$ are reset (high) during power-up.

2652 drw 21

18-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTE:

1. No arbitration in IDT70105 (SLAVE). $BUSY-IN$ inhibits write in IDT70105 (SLAVE).

2652 drw 22

FUNCTIONAL DESCRIPTION

The IDT70101/70105 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70101/70105 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (\overline{OE}). In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

The interrupt flag (\overline{INT}) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INTL}) is set when the right port writes to memory location 3FE (HEX). The left port clears the interrupt by reading address location 3FE. Likewise, the right port interrupt flag (\overline{INTR}) is set when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag (\overline{INTR}), the right port must read the memory location 3FF. The message (9-bits) at 3FE or a 3FF is user defined. If the interrupt function is not used, address location 3FE and 3FF are not used as mail boxes, but as part of the random access memory. Refer to Table II for the interrupt operation.

ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match to 5ns minimum and determine which port has access. In all cases, an active \overline{BUSY} flag will be set for the delayed port.

The \overline{BUSY} flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's \overline{BUSY} flag. \overline{BUSY} is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has \overline{BUSY} set LOW. The delayed port will have access when \overline{BUSY} goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before \overline{CE} , on-chip control logic arbitrates between \overline{CEL} and \overline{CER} for access; or (2) if the \overline{CE} s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III). In either mode of arbitration, the delayed port's \overline{BUSY} flag is set and will reset when the port granted access completes its operation.

DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION

Expanding the data bus width to eighteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its \overline{BUSYL} while another activates its \overline{BUSYR} signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid this "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has \overline{BUSY} inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed, until after the \overline{BUSY} input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past \overline{BUSY} to ensure that a write takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should by the maximum arbitration time of the MASTER. If, then a contention occurs, the write to the SLAVE will be inherited due to \overline{BUSY} from the MASTER.

TRUTH TABLES
TABLE I. NON-CONTENTION
READ/WRITE CONTROL⁽⁴⁾

Left or Right Port ⁽¹⁾				Function
R/W	CE	OE	Do-s	
X	H	X	Z	Port Disabled and in Power Down Mode, ISB2 or ISB4
X	H	X	Z	CE _R = CE _L = H, Power Down Mode, ISB1 or ISB3
L	L	X	DATA _{IN}	Data on Port Written Into Memory ⁽²⁾
H	L	L	DATA _{OUT}	Data in Memory Output on Port ⁽³⁾
H	L	H	Z	High Impedance Outputs

NOTES:

2652 tbl 16

1. A_{0L} - A_{9L} ≠ A_{0R} - A_{9R}
2. If BUSY = L, data is not written.
3. If BUSY = L, data may not be valid, see t_{W0D} and t_{00D} timing.
4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

TABLE II. INTERRUPT FLAG^(1,4)

Left Port					Right Port					Function
R/WL	CEL	OEL	A _{0L} - A _{9L}	INTL	R/WR	CE _R	OER	A _{0R} - A _{9R}	INTR	
L	L	X	3FF	X	X	X	X	X	L ⁽²⁾	Set Right INTR Flag
X	X	X	X	X	X	L	L	3FF	H ⁽³⁾	Reset Right INTR Flag
X	X	X	X	L ⁽³⁾	L	L	X	3FE	X	Set Left INTL Flag
X	L	L	3FE	H ⁽²⁾	X	X	X	X	X	Reset Left INTL Flag

NOTES:

2652 tbl 17

1. Assumes BUSYL = BUSYR = H.
2. If BUSYL = L, then NC.
3. If BUSYR = L, then NC.
4. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE

TABLE III. ARBITRATION⁽¹⁾

Left Port		Right Port		Flags		Function
CEL	A _{0L} - A _{9L}	CE _R	A _{0R} - A _{9R}	BUSYL	BUSYR	
H	X	H	X	H	H	No Contention
L	Any	H	X	H	H	No Contention
H	X	L	Any	H	H	No Contention
L	≠ A _{0R} - A _{9R}	L	≠ A _{0L} - A _{9L}	H	H	No Contention
Address Arbitration With CE Low Before Address Match						
L	LV5R	L	LV5R	H	L	L-Port Wins
L	RV5L	L	RV5L	L	H	R-Port Wins
L	Same	L	Same	H	L	Arbitration Resolved
L	Same	L	Same	L	H	Arbitration Resolved
CE Arbitration With Address Match Before CE						
LL5R	= A _{0R} - A _{9R}	LL5R	= A _{0L} - A _{9L}	H	L	L-Port Wins
RL5L	= A _{0R} - A _{9R}	RL5L	= A _{0L} - A _{9L}	L	H	R-Port Wins
LW5R	= A _{0R} - A _{9R}	LW5R	= A _{0L} - A _{9L}	H	L	Arbitration Resolved
LW5R	= A _{0R} - A _{9R}	LW5R	= A _{0L} - A _{9L}	L	H	Arbitration Resolved


NOTES:

2652 tbl 18

1. X = DON'T CARE, L = LOW, H = HIGH
LV5R = Left Address Valid ≥ 5ns before right address.
RV5L = Right Address Valid ≥ 5ns before left address.

Same = Left and Right Addresses match within 5ns of each other.
LL5R = Left CE = LOW > 5ns before Right CE.
RL5L = Right CE = LOW > 5ns before Left CE.
LW5R = Left and right CE = LOW within 5ns of each other.

ORDERING INFORMATION



2652 drw 23