TECHNICAL MANUAL

LSI53C875/875E PCI to Ultra SCSI I/O Processor

Version 4.1

March 2001



This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Logic Corporation.

LSI Logic products are not intended for use in life-support appliances, devices, or systems. Use of any LSI Logic product in such applications without written consent of the appropriate LSI Logic officer is prohibited.

Document DB14-000165-00, Fifth Edition (March 2001)

This document describes the LSI Logic LSI53C875/875E PCI to Ultra SCSI I/O Processor and will remain the official reference source for all revisions/releases of this product until rescinded by an update.

To receive product literature, visit us at http://www.lsilogic.com.

LSI Logic Corporation reserves the right to make changes to any products herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase or use of a product from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or third parties.

Copyright © 1998-2001 by LSI Logic Corporation. All rights reserved.

TRADEMARK ACKNOWLEDGMENT

The LSI Logic logo design, TolerANT, SDMS, and SCRIPTS are registered trademarks or trademarks of LSI Logic Corporation. All other brand and product names may be trademarks of their respective companies.

Preface

This book is the primary reference and technical manual for the LSI Logic LSI53C875/875E PCI to Ultra SCSI I/O Processor. It contains a complete functional description for the LSI53C875/875E and includes complete physical and electrical specifications for the LSI53C875/875E.

Audience

This technical manual is intended for system designers and programmers who are using this device to design a SCSI port for PCI-based personal computers, workstations, or embedded applications.

Organization

This document has the following chapters and appendixes:

- Chapter 1, General Description, includes general information about the LSI53C875 and other members of the LSI53C8XX family of PCI to SCSI I/O Processors.
- Chapter 2, Functional Description, describes the main functional areas of the chip in more detail, including the interfaces to the SCSI bus.
- Chapter 3, PCI Functional Description, describes the chip's connection to the PCI bus, including the PCI commands and configuration registers supported.
- Chapter 4, Signal Descriptions, contains the pin diagrams and definitions of each signal.
- Chapter 5, SCSI Operating Registers, describes each bit in the operating registers, organized by address.

Preface

- Chapter 6, Instruction Set of the I/O Processor, defines all of the SCSI SCRIPTS instructions that are supported by the LSI53C875.
- Chapter 7, Instruction Set of the I/O Processor, contains the electrical characteristics and AC timings for the chip.
- Appendix A, Register Summary, is a register summary.
- Appendix B, External Memory Interface Diagram Examples, contains several example interface drawings to connect the LSI53C875 to an external ROM.

Related Publications

For background information, please contact:

ANSI

11 West 42nd Street New York, NY 10036 (212) 642-4900 Ask for document number X3.131-199X (SCSI-2)

Global Engineering Documents

15 Inverness Way East Englewood, CO 80112 (800) 854-7179 or (303) 397-7956 (outside U.S.) FAX (303) 397-2740 Ask for document number X3.131-1994 (SCSI-2); X3.253 (*SCSI-3 Parallel Interface*)

ENDL Publications

14426 Black Walnut Court Saratoga, CA 95070 (408) 867-6642

Document names: SCSI Bench Reference, SCSI Encyclopedia, SCSI Tutor

Prentice Hall

113 Sylvan Avenue Englewood Cliffs, NJ 07632 (800) 947-7700 Ask for document number ISBN 0-13-796855-8, *SCSI: Understanding the Small Computer System Interface*

LSI Logic World Wide Web Home Page

www.lsilogic.com

SCSI SCRIPTS™ Processors Programming Guide, Version 2.2, Order Number S14044.A

PCI Special Interest Group

2575 N. E. Katherine Hillsboro, OR 97214

(800) 433-5177; (503) 693-6232 (International); FAX (503) 693-8344

Conventions Used in This Manual

The word *assert* means to drive a signal true or active. The word *deassert* means to drive a signal false or inactive.

Hexadecimal numbers are indicated by the prefix "0x" —for example, 0x32CF. Binary numbers are indicated by the prefix "0b" —for example, 0b0011.0010.1100.1111.

Revision Record

Revision	Date	Remarks	
1.0	6/95	Revision 1.0	
2.0	3/96	Revision 2.0. Fast-20 changed to Ultra SCSI throughout.	
3.0	9/96	Revision 3.0. Minor copy changes throughout.	
4.0	2/98	Revision 4.0. Minor copy changes throughout	
4.1	3/01	Product names changed from SYM to LSI.	

Preface v

Contents

Chapter 1	Gene	eral Desc	cription	
	1.1	Packag	e and Feature Options	1-4
	1.2	Benefit	s of Ultra SCSI	1-4
	1.3	TolerAN	NT [®] Technology	1-5
	1.4	LSI53C	875 Benefits Summary	1-6
		1.4.1	SCSI Performance	1-6
		1.4.2	PCI Performance	1-7
		1.4.3	Integration	1-7
		1.4.4	Ease of Use	1-7
		1.4.5	Flexibility	1-8
		1.4.6	Reliability	1-9
		1.4.7	Testability	1-9
Chapter 2	Fund	ctional D	escription	
	2.1	SCSI F	Functional Description	2-1
		2.1.1	SCSI Core	2-1
		2.1.2	DMA Core	2-2
		2.1.3	SCRIPTS Processor	2-2
		2.1.4	Internal SCRIPTS RAM	2-3
		2.1.5	SDMS Software: The Total SCSI Solution	2-3
	2.2	Design	ing an Ultra SCSI System	2-4
		2.2.1	Using the SCSI Clock Doubler	2-4
	2.3	Prefetc	hing SCRIPTS Instructions	2-5
		2.3.1	Opcode Fetch Burst Capability	2-6
	2.4	Externa	al Memory Interface	2-6
	2.5	PCI Ca	ache Mode	2-8
		2.5.1	Load/Store Instructions	2-8
		2.5.2	3.3 V/5 V PCI Interface	2-9
		2.5.3	Additional Access to General Purpose Pins	2-9

Contents vii

		2.5.4	JTAG Boundary Scan Testing	2-10
		2.5.5	Big and Little Endian Support	2-10
		2.5.6	Loopback Mode	2-12
		2.5.7	Parity Options	2-12
		2.5.8	DMA FIFO	2-15
		2.5.9	SCSI Bus Interface	2-19
		2.5.10	Select/Reselect During Selection/Reselection	2-25
		2.5.11	Synchronous Operation	2-25
		2.5.12	Ultra SCSI Synchronous Data Transfers	2-27
		2.5.13	Interrupt Handling	2-28
		2.5.14	Chained Block Moves	2-34
	2.6	Power	Management	2-38
		2.6.1	Power State D0	2-38
		2.6.2	Power State D3	2-39
Chapter 3	PCI	Function	al Description	
	3.1	PCI Ad	ldressing	3-1
		3.1.1	PCI Bus Commands and Functions Supported	3-2
	3.2	PCI Ca	ache Mode	3-4
		3.2.1	Support for PCI Cache Line Size Register	3-4
		3.2.2	Selection of Cache Line Size	3-5
		3.2.3	Alignment	3-5
		3.2.4	Memory Move Misalignment	3-6
		3.2.5	Memory Write and Invalidate Command	3-6
		3.2.6	Memory Read Line Command	3-8
		3.2.7	Memory Read Multiple Command	3-9
	3.3	Configu	uration Registers	3-11
Chapter 4	Sign	al Descr	iptions	
	4.1	MAD B	sus Programming	4-22
Chapter 5	SCS	I Operati	ng Registers	
Chapter 6	Instr		et of the I/O Processor	
	6.1	SCSI S	SCRIPTS	6-1
		611	Sample Operation	6-3

viii Contents

Appendix B	Exte	rnal Men	nory Interface Diagram Examples	
Appendix A	Regi	ster Sum	nmary	
	7.7	Packag	e Drawings	7-58
	7.6		iming Diagrams	7-51
	7.5		d External Memory Interface Timing	7-50
		7.4.3	External Memory Timing	7-32
		7.4.2		7-24
		7.4.1	Target Timing	7-15
	7.3 7.4		d External Memory Interface Timing Diagrams	7-10
	7.2		aracteristics	7-10
	7.1 7.2		aracteristics IT Technology Electrical Characteristics	7-1 7-7
Chapter 7	Instr 7.1		et of the I/O Processor	7-1
		0.7.2	Second Dword	0-39
		6.7.1	First Dword Second Dword	6-38 6-39
	6.7	6.7.1	nd Store Instructions	6-37
	6.7	6.6.3	Third Dword	6-35
		6.6.2	Second Dword	6-35
		6.6.1	Read/Write System Memory from SCRIPTS	6-34
	6.6		y Move Instructions	6-33
		6.5.2	Second Dword	6-33
		6.5.1	First Dword	6-26
	6.5		r Control Instructions	6-26
		6.4.4	Move To/From SFBR Cycles	6-24
		6.4.3	Read-Modify-Write Cycles	6-22
		6.4.2	Second Dword	6-22
		6.4.1	First Dword	6-21
	6.4	Read/W	Vrite Instructions	6-21
		6.3.2	Second Dword	6-21
		6.3.1	First Dword	6-12
	6.3	I/O Inst		6-12
		6.2.2	Second Dword	6-12
	0.2	6.2.1	First Dword	6-5
	6.2	Block N	Move Instructions	6-5

Contents ix

Index

Customer Feedback

_:	_	 -	_	_
HI	n	 r	ρ	c

1.1	LSI53C875 External Memory Interface	1-2
1.2	LSI53C875 Chip Block Diagram	1-3
2.1	DMA FIFO Sections	2-15
2.2	LSI53C875 Host Interface Data Paths	2-16
2.3	Differential Wiring Diagram	2-22
2.4	Regulated Termination	2-24
2.5	Determining the Synchronous Transfer Rate	2-26
2.6	Block Move and Chained Block Move Instructions	2-35
4.1	LSI53C875 Pin Diagram	4-2
4.2	LSI53C875J Pin Diagram	4-3
4.3	LSI53C875N Pin Diagram	4-4
4.4	LSI53C875JB Pin Diagram (Top View)	4-5
4.5	LSI53C875 Functional Signal Grouping	4-9
6.1	SCRIPTS Overview	6-4
6.2	Block Move Instruction Register	6-7
6.3	I/O Instruction Register	6-15
6.4	Read/Write Instruction Register	6-23
6.5	Transfer Control Instructions	6-28
6.6	Memory Move Instruction	6-36
6.7	Load and Store Instruction Format	6-40
7.1	Rise and Fall Time Test Conditions	7-8
7.2	SCSI Input Filtering	7-8
7.3	Hysteresis of SCSI Receiver	7-9
7.4	Input Current as a Function of Input Voltage	7-9
7.5	Output Current as Function of Output Voltage	7-10
7.6	Clock Waveforms	7-11
7.7	Reset Input	7-12
7.8	Interrupt Output	7-13
7.9	PCI Configuration Register Read	7-15
7.10	PCI Configuration Register Write	7-16
7 11	Operating Register/SCRIPTS RAM Read	7-17

7.12	Operating Register/SCRIPTS RAM Write	7-18
7.13	External Memory Read	7-20
7.14	External Memory Write	7-22
7.15	Opcode Fetch, Nonburst	7-24
7.16	Burst Opcode Fetch	7-25
7.17	Back-to-Back Read	7-26
7.18	Back-to-Back Write	7-27
7.19	Burst Read	7-28
7.20	Burst Write	7-30
7.21	Read Cycle, Normal/Fast Memory (64 Kbytes),	
	Single Byte Access	7-32
7.22	Write Cycle, Normal/Fast Memory (64 Kbytes),	
	Single Byte Access	7-34
7.23	Read Cycle, Normal/Fast Memory (64 Kbyte),	
	Multiple Byte Access	7-36
7.24	Write Cycle, Normal/Fast Memory (64 Kbyte),	
	Multiple Byte Access	7-38
7.25	Read Cycle, Slow Memory (64 Kbyte)	7-40
7.26	Write Cycle, Slow Memory (64 Kbyte)	7-42
7.27	Read Cycle, Normal/Fast Memory (64 Kbyte)	7-44
7.28	Write Cycle, Normal/Fast Memory (64 Kbyte)	7-45
7.29	Read Cycle, Slow Memory (£ 64 Kbyte)	7-46
7.30	Write Cycle, Slow Memory (£ 64 Kbyte)	7-48
7.31	Initiator Asynchronous Send	7-51
7.32	Initiator Asynchronous Receive	7-52
7.33	Target Asynchronous Send	7-52
7.34	Target Asynchronous Receive	7-53
7.35	Initiator and Target Synchronous Transfer	7-53
7.36	169-Pin PBGA (GV) Mechanical Drawing	7-58
7.37	160-pin PQFP (P3) Mechanical Drawing	7-59
B.1	64 Kbyte Interface with 200 ns Memory	B-1
B.2	64 Kbyte Interface with 150 ns Memory	B-2
B.3	256 Kbyte Interface with 150 ns Memory	B-3
B.4	512 Kbyte Interface with 150 ns Memory	B-4

Contents xi

Tables

2.1	External Memory Support	2-7
2.2	Bits Used for Parity Control and Generation	2-13
2.3	SCSI Parity Control	2-14
2.4	SCSI Parity Errors and Interrupts	2-15
2.5	Differential Mode	2-20
3.1	PCI Bus Commands and Encoding Types	3-3
3.2	PCI Configuration Register Map	3-12
4.1	LSI53C875, LSI53C875J, LSI53C875E, and LSI53C875JE	
	Power and Ground Signals	4-7
4.2	LSI53C875N Power and Ground Signals	4-7
4.3	LSI53C875JB and LSI53C875JBE Power and	
	Ground Signals	4-8
4.4	System Signals	4-10
4.5	Address and Data Signals	4-11
4.6	Interface Control Signals	4-12
4.7	Arbitration Signals	4-13
4.8	Error Reporting Signals	4-14
4.9	SCSI Signals	4-15
4.10	Additional Interface Signals	4-18
4.11	External Memory Interface Signals	4-21
4.12	JTAG Signals (LSI53C875J/LSI53C875N/LSI53C875JB	
	Only)	4-22
4.13	Subsystem Data Configuration Table for the LSI53C875E	
	(PCI Rev ID 0x26)	4-23
4.14	Subsystem Data Configuration Table for the LSI53C875	
	(PCI Rev ID 0x04), Revision G Only	4-23
4.15	External Memory Support	4-24
5.1	LSI53C875 Register Map	5-2
5.2	Examples of Synchronous Transfer Periods for SCSI-1	
	Transfer Rates	5-16
5.3	Example Transfer Periods for Fast SCSI-2 and Ultra SCSI	
	Transfer Rates	5-17
5.4	Maximum Synchronous Offset	5-18
5.5	SCSI Synchronous Data FIFO Word Count	5-28
6.1	SCRIPTS Instructions	6-2
6.2	Read/Write Instructions	6-24

xii Contents

7.1	Absolute Maximum Stress Ratings	7-2
7.2	Operating Conditions	7-2
7.3	SCSI Signals—SD[15:0]/, SDP[1:0]/, SREQ/, SACK/	7-3
7.4	SCSI Signals—SMSG, SI_O/, SC_D/, SATN/, SBSY/,	
	SSEL/, SRST/	7-3
7.5	Input Signals—CLK, SCLK, GNT/, IDSEL, RST/,	
	TESTIN, DIFFSENS, BIG_LIT/	7-3
7.6	Capacitance	7-4
7.7	Output Signals—MAC/_TESTOUT, REQ/	7-4
7.8	Output Signals—IRQ/, SDIR[15:0], SDIRP0, SDIRP1,	
	BSYDIR, SELDIR, RSTDIR, TGS, IGS, MAS/[1:0], MCE/,	
	MOE/, MWE/	7-4
7.9	Output Signal—SERR/	7-4
7.10	Bidirectional Signals—AD[31:0], C_BE[3:0], FRAME/,	
	IRDY/, TRDY/, DEVSEL/, STOP/, PERR/, PAR	7-5
7.11	Bidirectional Signals—GPIO0_FETCH/, GPIO1_MASTER/,	
	GPIO2_MAS2/, GPIO3, GPIO4	7-5
7.12	Bidirectional Signals—MAD[7:0]	7-6
7.13	Input Signals—TDI, TMS, TCK (LSI53C875J,	
	LSI53C875JB, LSI53C875N Only)	7-6
7.14	Output Signal—TDO (LSI53C875, LSI53C875JB,	
	LSI53C875N Only)	7-6
7.15	TolerANT Technology Electrical Characteristics	7-7
7.16	Clock Timing	7-11
7.17	Reset Input	7-12
7.18	Interrupt Output	7-13
7.19	LSI53C875 PCI and External Memory Interface Timing	7-50
7.20	Initiator Asynchronous Send	7-51
7.21	Initiator Asynchronous Receive	7-52
7.22	Target Asynchronous Send	7-52
7.23	Target Asynchronous Receive	7-53
7.24	SCSI-1 Transfers (SE, 5.0 Mbytes/s)	7-54
7.25	SCSI-1 Transfers (Differential, 4.17 Mbytes/s)	7-54
7.26	SCSI-2 Fast Transfers 10.0 Mbytes/s (8-Bit Transfers)	
	or 20.0 Mbytes/s (16-Bit Transfers), 40 MHz Clock	7-55
7.27	SCSI-2 Fast Transfers 10.0 Mbytes/s (8-Bit Transfers)	
	or 20.0 Mbytes/s (16-Bit Transfers), 50 MHz Clock	7-55
7.28	Ultra SCSI SE Transfers 20.0 Mbytes/s (8-Bit Transfers)	
	or 40.0 Mbytes/s (16-Bit Transfers), 80 MHz Clock	7-56

Contents xiii

7.29	Ultra SCSI Differential Transfers 20.0 Mbytes/s	
	(8-Bit Transfers) or 40.0 Mbytes/s (16-Bit Transfers),	
	80 MHz Clock	7-5
A.1	Configuration Registers	A-
A.2	LSI53C875 Register Map	A-2

Contents

Chapter 1 General Description

Chapter 1 is divided into the following sections:

- Section 1.1, "Package and Feature Options"
- Section 1.2, "Benefits of Ultra SCSI"
- Section 1.3, "TolerANT® Technology"
- Section 1.4, "LSI53C875 Benefits Summary"


This manual combines information on the LSI53C875 and LSI53C875E, which are PCI to Ultra SCSI I/O Processors. The LSI53C875E is a minor modification of the existing LSI53C875 product. It has all the functionality of the LSI53C875 with the addition of features to enable it to comply with the Microsoft PC 97 Hardware Design Guide. Specifically, the LSI53C875E has a Power Management Support enhancement. Because there are only slight differences between them, the LSI53C875 and LSI53C875E are referred to as LSI53C875 throughout this technical manual. Only the new enhancements are referred to as LSI53C875E.

This technical manual assumes the user is familiar with the current and proposed standards for SCSI and PCI. For additional background information on these topics, please refer to the list of reference materials provided in the Preface of this document.

The LSI53C875 brings high-performance I/O solutions to host adapter, workstation, and general computer designs, making it easy to add SCSI to any PCI system. The LSI53C875 has a local memory bus for local storage of the device's BIOS ROM in Flash memory or standard EPROMs. Most versions of the LSI53C875 support big and little endian byte addressing to accommodate a variety of data configurations. The LSI53C875 supports programming of local Flash memory for updates to BIOS or SCRIPTS™ programs.

The LSI53C875 is a pin-for-pin replacement for the LSI53C825 PCI to SCSI I/O processor, with added support for the SCSI-3 Ultra standard as well as other new features. Some software enhancements are needed to take advantage of the features and Ultra SCSI transfer rates supported by the LSI53C875. The LSI53C875 performs Ultra SCSI transfers or fast 8- or 16- bit SCSI transfers in Single-Ended (SE) or differential mode, and improves performance by optimizing PCI bus utilization. A system diagram showing the connections of the LSI53C875 with an external ROM or Flash memory is pictured in Figure 1.1.

Figure 1.1 LSI53C875 External Memory Interface



A block diagram of the LSI53C875 is pictured in Figure 1.2.




Figure 1.2 LSI53C875 Chip Block Diagram

The LSI53C875 integrates a high-performance SCSI core, a PCI bus master DMA core, and the LSI Logic SCSI SCRIPTS processor to meet the flexibility requirements of SCSI-3 and Ultra SCSI standards. It is designed to implement multithreaded I/O algorithms with a minimum of processor intervention, solving the protocol overhead problems of previous intelligent and nonintelligent adapter designs.

The LSI53C875 is fully supported by the LSI Logic Storage Device Management System (SDMS™), a software package that supports the Advanced SCSI Protocol Interface (ASPI) and the ANSI Common Access Method (CAM). SDMS software provides BIOS and driver support for hard disk, tape, removable media products, and CD-ROM under the major PC operating systems.

1.1 Package and Feature Options

The LSI53C875 is available in three versions with different packaging and feature options. The LSI53C875 is packaged in a 160-pin Plastic Quad Flat Pack (PQFP). The LSI53C875J is identical to the LSI53C875 with additional pins that support JTAG boundary scan testing. The JTAG boundary scan signals replace the TESTIN, MAC/_TESTOUT, BIG_LIT/, and SDIRP1 pins.

The LSI53C875N includes all of the signals in the LSI53C875, with the addition of the JTAG pins and four additional signals for extended parity checking and generation. It is packaged in a 208-pin PQFP.

The LSI53C875JB is identical to the LSI53C875J, but is packaged in a 169-pin Ball Grid Array (BGA). The LSI53C875E, LSI53C875JE, and LSI53C875JBE have been upgraded to include the power management features.

1.2 Benefits of Ultra SCSI

Ultra SCSI is an extension of the SCSI-3 standard that expands the bandwidth of the SCSI bus and allows faster synchronous SCSI transfer rates. When enabled, Ultra SCSI performs 20 megatransfers during an I/O operation, resulting in approximately twice the synchronous transfer rates of fast SCSI-2. The LSI53C875 can perform 8-bit, Ultra SCSI synchronous transfers as fast as 20 Mbytes/s. This advantage is most noticeable in heavily loaded systems, or large block size requirements, such as video on-demand and image processing.

An advantage of Ultra SCSI is that it significantly improves SCSI bandwidth while preserving existing hardware and software investments. The LSI53C875 is compatible with all existing LSI53C825 and LSI53C825A software; the only changes required are to enable the chip to perform synchronous negotiations for Ultra SCSI rates. The LSI53C875 can use the same board socket as an LSI53C825, with the addition of an 80 MHz SCLK or enabling the internal SCSI clock doubler to provide the correct frequency when transferring synchronous SCSI data at 50 nanosecond transfer rates. Some changes to existing cabling or system designs may be needed to maintain signal integrity at Ultra SCSI synchronous transfer rates. These design issues are discussed in Chapter 2, "Functional Description."

1.3 TolerANT® Technology

The LSI53C875 features TolerANT technology, which includes active negation on the SCSI drivers and input signal filtering on the SCSI receivers. Active negation actively drives the SCSI Request, Acknowledge, Data, and Parity signals HIGH rather than allowing them to be passively pulled up by terminators. Active negation is enabled by setting bit 7 in the SCSI Test Three (STEST3) register.

TolerANT receiver technology improves data integrity in unreliable cabling environments, where other devices would be subject to data corruption. TolerANT receivers filter the SCSI bus signals to eliminate unwanted transitions, without the long signal delay associated with RC-type input filters. This improved driver and receiver technology helps eliminate double clocking of data, the single biggest reliability issue with SCSI operations. TolerANT technology input signal filtering is a built-in feature of the LSI53C875 and all LSI Logic fast SCSI devices. On the LSI53C875, the user may select a filtering period of 30 or 60 ns, with bit 1 in the SCSI Test Two (STEST2) register.

The benefits of TolerANT technology include increased immunity to noise when the signal is going HIGH, better performance due to balanced duty cycles, and improved fast SCSI transfer rates. In addition, TolerANT SCSI devices do not cause glitches on the SCSI bus at power-up or power-down, so other devices on the bus are also protected from data corruption. TolerANT technology is compatible with both the Alternative One and Alternative Two termination schemes proposed by the American National Standards Institute.

1.4 LSI53C875 Benefits Summary

The section provides an overview of the LSI53C875 features and benefits. It contains information on SCSI Performance, PCI Performance, Integration, Ease of Use, Flexibility, Reliability, and Testability.

1.4.1 SCSI Performance

To improve SCSI performance, the LSI53C875:

- Includes 4 Kbyte internal RAM for SCRIPTS instruction storage.
- Performs wide, Ultra SCSI synchronous transfers as fast as 40 Mbytes/s.
- Increases SCSI synchronous offset from 8 to 16 levels.
- Supports variable block size and scatter/gather data transfers.
- Performs sustained memory-to-memory DMA transfers faster than 47 Mbytes/s (@ 33 MHz).
- Minimizes SCSI I/O start latency.
- Performs complex bus sequences without interrupts, including restore data pointers.
- Reduces interrupt service routine overhead through a unique interrupt status reporting method.
- Performs fast and wide SCSI bus transfers in SE and differential mode.
 - 10 Mbytes/s asynchronous (20 Mbytes/s with Ultra SCSI).
 - 20 Mbytes/s synchronous (40 Mbytes/s with Ultra SCSI).
- Supports Load and Store SCRIPTS instructions to increase the performance of data transfers to and from chip registers.
- Supports target disconnect and later reconnect with no interrupt to the system processor.
- Supports multithreaded I/O algorithms in SCSI SCRIPTS with fast I/O context switching.
- Supports expanded Register Move instructions to support additional arithmetic capability.
- Complies with PCI Bus Power Management Specification (LSI53C875E) Revision 1.0.

1.4.2 PCI Performance

To improve PCI performance, the LSI53C875:

- Complies with PCI 2.1 specification.
- Bursts 2, 4, 8, 16, 32, 64, or 128 Dwords across PCI bus.
- Supports 32-bit word data bursts with variable burst lengths.
- Prefetches up to 8 Dwords of SCRIPTS instructions.
- Bursts SCRIPTS opcode fetches across the PCI bus.
- Performs zero wait-state bus master data bursts faster than 110 Mbytes/s (@ 33 MHz).
- Supports PCI Cache Line Size register.
- Supports PCI Write and Invalidate, Read Line, and Read Multiple commands.

1.4.3 Integration

The following features ease integration of the LSI53C875 into a system:

- 3.3 V/5 V PCI interface.
- Full 32-bit PCI DMA bus master.
- Memory Move instructions allow use as a third-party PCI bus DMA controller.
- High-performance SCSI core.
- Integrated SCRIPTS processor.

1.4.4 Ease of Use

The following features of the LSI53C875 make the device user friendly:

- Up to 1 Mbyte of add-in memory support for BIOS and SCRIPTS storage.
- Direct PCI to SCSI connection.
- Reduced SCSI development effort.
- Easily adapted to the Advanced SCSI Protocol Interface (ASPI) or the ANSI Common Access Method (CAM), with SDMS software.

- Compiler-compatible with existing LSI53C7XX and LSI53C8XX family SCRIPTS.
- Direct connection to PCI, and SCSI SE and differential buses.
- Development tools and sample SCSI SCRIPTS available.
- Maskable and pollable interrupts.
- Wide SCSI, A or P cable, and up to 16 devices are supported.
- Three programmable SCSI timers: Select/Reselect, Handshake-to-Handshake, and General Purpose. The time-out period is programmable from 100 μs to greater than 25.6 seconds.
- SDMS software for complete PC-based operating system support.
- Support for relative jumps.
- SCSI Selected As ID bits for responding with multiple IDs.

1.4.5 Flexibility

The following features increase the flexibility of the LSI53C875:

- High level programming interface (SCSI SCRIPTS).
- Programs local memory and bus Flash memory.
- Big/little endian support.
- Selectable 88 or 536 byte DMA FIFO for backward compatibility.
- Tailored SCSI sequences execute from main system RAM or internal SCRIPTS RAM.
- Flexible programming interface to tune I/O performance or to adapt to unique SCSI devices.
- Support for changes in the logical I/O interface definition.
- Low level access to all registers and all SCSI bus signals.
- Fetch, Master, and Memory Access control pins.
- Separate SCSI and system clocks.
- SCSI clock doubler bits enable Ultra SCSI transfer rates with a 40 MHz SCSI clock.
- Selectable IRQ pin disable bit.
- 32 additional scratch pad registers.
- Ability to route system clock to SCSI clock.

1.4.6 Reliability

The following features enhance the reliability of the LSI53C875:

- 2 kV ESD protection on SCSI signals.
- Typical 300 mV SCSI bus hysteresis.
- Protection against bus reflections due to impedance mismatches.
- Controlled bus assertion times (reduces RFI, improves reliability, and eases FCC certification).
- Latch-up protection greater than 150 mA.
- Voltage feed-through protection (minimum leakage current through SCSI pads).
- A high proportion (> 25%) of pins are power and ground.
- Power and ground isolation of I/O pads and internal chip logic.
- TolerANT technology which provides:
 - Active negation of SCSI Data, Parity, Request, and Acknowledge signals for improved fast SCSI transfer rates.
 - Input signal filtering on SCSI receivers improves data integrity, even in noisy cabling environments.
- JTAG Boundary scan support (LSI53C875J, LSI53C875JB, LSI53C875N only).
- Extended PCI parity checking and generation (LSI53C875N only).
- Extended SCSI parity checking.

1.4.7 Testability

The following features enhance the testability of the LSI53C875:

- Access to all SCSI signals through programmed I/O.
- SCSI loopback diagnostics.
- SCSI bus signal continuity checking.
- Support for single step mode operation.
- Test mode (AND tree) to check pin continuity to the board (most package options).
- JTAG Boundary scan support (LSI53C875J, LSI53C875JB, LSI53C875N only).

Chapter 2 Functional Description

Chapter 2 is divided into the following sections:

- Section 2.1, "SCSI Functional Description"
- Section 2.2, "Designing an Ultra SCSI System"
- Section 2.3, "Prefetching SCRIPTS Instructions"
- Section 2.4, "External Memory Interface"
- Section 2.5, "PCI Cache Mode"
- Section 2.6, "Power Management"

2.1 SCSI Functional Description

The LSI53C875 is composed of three functional blocks: the SCSI Core, the DMA Core, and the SCRIPTS Processor. The LSI53C875 is fully supported by SDMS software, a complete software package that supports the LSI Logic product line of SCSI processors and controllers. The PCI Bus Power Management support (LSI53C875E) is discussed Section 2.6, "Power Management."

2.1.1 SCSI Core

The SCSI core supports the 8-bit or 16-bit data bus. It supports Ultra SCSI synchronous transfer rates up to 40 Mbytes/s, SCSI synchronous transfer rates up to 20 Mbytes/s, and asynchronous transfer rates up to 10 Mbytes/s on a 16-bit wide SCSI bus. The SCSI core can be programmed with SCSI SCRIPTS, making it easy to "fine tune" the system for specific mass storage devices or SCSI-3 requirements.

The SCSI core offers low level register access or a high level control interface. Like first generation SCSI devices, the LSI53C875 SCSI core can be accessed as a register oriented device. The ability to sample and/or assert any signal on the SCSI bus can be used in error recovery and diagnostic procedures. In support of loopback diagnostics, the SCSI core may perform a self-selection and operate as both an initiator and a target.

The LSI53C875 SCSI core is controlled by the integrated SCRIPTS processor through a high level logical interface. Commands controlling the SCSI core are fetched out of the main host memory or local memory. These commands instruct the SCSI core to Select, Reselect, Disconnect, Wait for a Disconnect, Transfer Information, Change Bus Phases and, in general, implement all aspects of the SCSI protocol. The SCRIPTS processor is a special high speed processor optimized for SCSI protocol.

2.1.2 DMA Core

The DMA core is a bus master DMA device that attaches directly to the industry standard PCI Bus. The DMA core is tightly coupled to the SCSI core through the SCRIPTS processor, which supports uninterrupted scatter/gather memory operations.

The LSI53C875 supports 32-bit memory and automatically supports misaligned DMA transfers. A 536-byte FIFO allows the LSI53C875 to support 2, 4, 8, 16, 32, 64, or 128 longword bursts across the PCI bus interface.

2.1.3 SCRIPTS Processor

The SCSI SCRIPTS processor allows both DMA and SCSI commands to be fetched from host memory or internal SCRIPTS RAM. Algorithms written in SCSI SCRIPTS control the actions of the SCSI and DMA cores and are executed from 32-bit system RAM. The SCRIPTS processor executes complex SCSI bus sequences independently of the host CPU.

The SCRIPTS processor can begin a SCSI I/O operation in approximately 500 ns. This compares with 2–8 ms required for traditional intelligent host adapters. Algorithms may be designed to tune SCSI bus performance, to adjust to new bus device types (such as scanners, communication gateways, etc.), or to incorporate changes in the SCSI-2

or SCSI-3 logical bus definitions without sacrificing I/O performance. SCSI SCRIPTS are hardware independent, so they can be used interchangeably on any host or CPU system bus.

2.1.4 Internal SCRIPTS RAM

The LSI53C875 has 4 Kbyte (1024 x 32 bits) of internal, general purpose RAM. The RAM is designed for SCRIPTS program storage, but is not limited to this type of information. When the chip fetches SCRIPTS instructions or Table Indirect information from the internal RAM, these fetches remain internal to the chip and do not use the PCI bus. Other types of access to the RAM by the LSI53C875 use the PCI bus, as if they were external accesses. The MAD5 pin enables the 4 Kbyte internal RAM. To disable the internal RAM, connect a 4.7 k Ω resistor between the MAD5 pin and $V_{\rm SS}$.

The RAM can be relocated by the PCI system BIOS anywhere in 32-bit address space. The RAM Base Address register in PCI configuration space contains the base address of the internal RAM. This register is similar to the ROM Base Address register in PCI configuration space. To simplify loading of SCRIPTS instructions, the base address of the RAM will appear in the Scratch Register B (SCRATCHB) register when bit 3 of the Chip Test Two (CTEST2) register is set. The RAM is byte accessible from the PCI bus and is visible to any bus mastering device on the bus. External accesses to the RAM (by the CPU) follow the same timing sequence as a standard slave register access, except that the target wait-states required drop from 5 to 3.

A complete set of development tools is available for writing custom drivers with SCSI SCRIPTS. For more information on the SCSI SCRIPTS instructions supported by the LSI53C875, see Chapter 6, "Instruction Set of the I/O Processor."

2.1.5 SDMS Software: The Total SCSI Solution

For users who do not need to develop custom drivers, LSI Logic provides a total SCSI solution in PC environments with the SDMS. SDMS software provides BIOS driver support for hard disk, tape, and removable media peripherals for the major PC-based operating systems.

SDMS software includes a SCSI BIOS to manage all SCSI functions related to the device. It also provides a series of SCSI device drivers that support most major operating systems. SDMS software supports a multithreaded I/O application programming interface (API) for user developed SCSI applications. SDMS software supports both the ASPI and CAM SCSI software specifications.

2.2 Designing an Ultra SCSI System

Migrating an existing SE SCSI design from SCSI-2 to Ultra SCSI requires minor software modifications as well as consideration for some hardware design guidelines. Since Ultra SCSI is based on existing SCSI standards, it can use existing software programs as long as the software is able to negotiate for Ultra SCSI synchronous transfer rates.

In the area of hardware, the primary area of concern in SE systems is to maintain signal integrity at high data transfer rates. To assure reliable operation at Ultra SCSI transfer speeds, follow the system design parameters recommended in the SCSI-3 Ultra Parallel Interface standard. Chapter 7, "Instruction Set of the I/O Processor," contains Ultra SCSI timing information. In addition to the guidelines in the draft standard, make the following software and hardware adjustments to accommodate Ultra SCSI transfers:

- Set the Ultra Enable bit to enable Ultra SCSI transfers.
- Set the TolerANT Enable bit, bit 7 in the SCSI Test Three (STEST3) register whenever the Ultra Enable bit is set.
- Do not extend the SREQ/SACK filtering period with SCSI Test Two (STEST2), bit 1.

2.2.1 Using the SCSI Clock Doubler

The LSI53C875 can double the frequency of a 40–50 MHz SCSI clock, allowing the system to perform Ultra SCSI transfers in systems that do not have 80 MHz clock input. This option is user selectable with bit settings in the SCSI Test One (STEST1), SCSI Test Three (STEST3), and SCSI Control Three (SCNTL3) registers. At power-on or reset, the doubler is disabled and powered down. Follow these steps to use the clock doubler:

- Step 1. Set the SCLK Doubler Enable bit (SCSI Test One (STEST1), bit 3).
- Step 2. Wait 20 µs.
- Step 3. Halt the SCSI clock by setting the Halt SCSI Clock bit (SCSI Test Three (STEST3), bit 5).
- Step 4. Set the clock conversion factor using the SCF and CCF fields in the SCSI Control Three (SCNTL3) register.
- Step 5. Set the SCLK Doubler Select bit (SCSI Test One (STEST1), bit 2).
- Step 6. Clear the Halt SCSI Clock bit.

2.3 Prefetching SCRIPTS Instructions

When enabled by setting the Prefetch Enable bit in the DMA Control (DCNTL) register, the prefetch logic in the LSI53C875 fetches 8 Dwords of instructions. The prefetch logic automatically determines the maximum burst size that it can perform, based on the burst length as determined by the values in the DMA Mode (DMODE) register. If the unit cannot perform bursts of at least four Dwords, it disables itself. While the LSI53C875 is prefetching SCRIPTS instructions, the PCI Cache Line Size register value does not have any effect and the Read Line, Read Multiple, and Write and Invalidate commands are not used.

The LSI53C875 may flush the contents of the prefetch unit under certain conditions, listed below, to ensure that the chip always operates from the most current version of the software. When one of these conditions apply, the contents of the prefetch unit are automatically flushed.

• On every Memory Move instruction. The Memory Move instruction is often used to place modified code directly into memory. To make sure that the chip executes all recent modifications, the prefetch unit flushes its contents and loads the modified code every time an instruction is issued. To avoid inadvertently flushing the prefetch unit contents, use the No Flush option for all Memory Move operations that do not modify code within the next 8 Dwords. For more information on this instruction, refer to Chapter 6, "Instruction Set of the I/O Processor."

- On every Store instruction. The Store instruction may also be used to place modified code directly into memory. To avoid inadvertently flushing the prefetch unit contents use the No Flush option for all Store operations that do not modify code within the next 8 Dwords.
- On every write to the DMA SCRIPTS Pointer (DSP).
- On all Transfer Control instructions when the transfer conditions are met. This is necessary because the next instruction to execute is not the sequential next instruction in the prefetch unit.
- When the Prefetch Flush bit (DMA Control (DCNTL), bit 6) is set. The
 unit flushes whenever this bit is set. The bit is self-clearing.

2.3.1 Opcode Fetch Burst Capability

Setting the Burst Opcode Fetch Enable bit in the DMA Mode (DMODE) register (0x38) causes the LSI53C875 to burst in the first two longwords of all instruction fetches. If the instruction is a Memory-to-Memory Move, the third longword is accessed in a separate ownership. If the instruction is an indirect type, the additional longword is accessed in a subsequent bus ownership. If the instruction is a Table Indirect Block Move, the chip uses two accesses to obtain the four longwords required, in two bursts of two longwords each.

Note: This feature is only useful if prefetching is disabled.

2.4 External Memory Interface

The LSI53C875 supports up to one megabyte of external memory in binary increments from 16 Kbytes, to allow the use of expansion ROM for add-in PCI cards. The device also supports Flash ROM updates through the add-in interface and the GPIO4 pin (used to control V_{PP} the power supply for programming external memory). This interface is designed for low speed operations such as downloading instruction code from ROM. It is not intended for dynamic activities such as executing instructions.

System requirements include the LSI53C875, two or three external 8-bit address holding registers (HCT273 or HCT374), and the appropriate memory device. The 4.7 k Ω pull-down resistors on the MAD bus require HC or HCT external components to be used. If in-system Flash ROM

updates are required, a 7406 (high voltage open collector inverter), an MTD4P05, and several passive components are also needed. The memory size and speed is determined by pull-down resistors on the 8-bit bidirectional memory bus at power-up. The LSI53C875 senses this bus shortly after the release of the Reset signal and configures the ROM Base Address register and the memory cycle state machines for the appropriate conditions.

The external memory interface works with a variety of ROM sizes and speeds. An example set of interface drawings is in Appendix B, "External Memory Interface Diagram Examples."

The LSI53C875 supports a variety of sizes and speeds of expansion ROM, using pull-down resistors on the MAD[3:0] pins. The encoding of pins MAD[3:1] allows the user to define how much external memory is available to the LSI53C875. Table 2.1 shows the memory space associated with the possible values of MAD[3:1]. The MAD[3:1] pins are fully defined in Chapter 4, "Signal Descriptions."

Table 2.1 External Memory Support

MAD[3:1]	Available Memory Space
000	16 Kbytes
001	32 Kbytes
010	64 Kbytes
011	128 Kbytes
100	256 Kbytes
101	512 Kbytes
110	1024 Kbytes
111	No external memory present

To use one of the configurations mentioned above in a host adapter board design, put 4.7 k Ω pull-down resistors on the MAD pins corresponding to the available memory space. For example, to connect to a 32 Kbytes external ROM, use pull-downs on MAD[3] and MAD[2]. If the external memory interface is not used, then no external resistors are

necessary since there are internal pull-ups on the MAD bus. The internal pull-up resistors are disabled when external pull-down resistors are detected, to reduce current drain.

The LSI53C875 allows the system to determine the size of the available external memory using the Expansion ROM Base Address register in PCI configuration space. For more information on how this works, refer to the PCI specification or the Expansion ROM Base Address register description in Chapter 3, "PCI Functional Description."

MAD[0] is the slow ROM pin. When pulled down, it enables two extra clock cycles of data access time to allow use of slower memory devices. The external memory interface also supports updates to Flash memory. The 12 V power supply for Flash memory, V_{PB} is enabled and disabled with the GPIO4 pin and the GPIO4 control bit. For more information on the GPIO4 pin, refer to Chapter 4, "Signal Descriptions."

2.5 PCI Cache Mode

The LSI53C875 supports the PCI specification for an 8-bit Cache Line Size register located in PCI configuration space. The Cache Line Size register provides the ability to sense and react to nonaligned addresses corresponding to cache line boundaries. In conjunction with the Cache Line Size register, the PCI commands Read Line, Read Multiple, and Write and Invalidate are each software enabled or disabled to allow the user full flexibility in using these commands. For more information on PCI cache mode operations, refer to Chapter 3, "PCI Functional Description."

2.5.1 Load/Store Instructions

The LSI53C875 supports the Load and Store instruction type, which simplifies the movement of data between memory and the internal chip registers. It also enables the chip to transfer bytes to addresses relative to the Data Structure Address (DSA) register. For more information on the Load and Store instructions, refer to Chapter 6, "Instruction Set of the I/O Processor."

2.5.2 3.3 V/5 V PCI Interface

The LSI53C875 can attach directly to a 3.3 V or a 5 V PCI interface, due to separate V_{DD} pins for the PCI bus drivers. This allows the devices to be used on the universal board recommended by the PCI Special Interest Group.

2.5.3 Additional Access to General Purpose Pins

The LSI53C875 can access the GPIO0 and GPIO1 general purpose pins through register bits in the PCI configuration space, instead of using the General Purpose Pin Control (GPCNTL) register in the operating register space to control these pins. In the LSI Logic SDMS software, the configuration bits control pins as the clock and data lines, respectively.

To access the GPIO[1:0] pins through the configuration space, connect a 4.7 k Ω resistor between the MAD[7] pin and V_{SS}. MAD[7] contains an internal pull-up that is sensed shortly after chip reset. If the pin is sensed high, GPIO[1:0] access is disabled; if it is low, GPIO[1:0] access is enabled. Additionally, if GPIO[1:0] access has been enabled through the MAD[7] pin and if GPIO0 and/or GPIO1 are sensed low after chip reset. GPIO[1:0] access is disabled. If GPIO[1:0] access through configuration space is enabled, the GPIO0 and GPIO1 pins cannot be controlled from the General Purpose Pin Control (GPCNTL) and General Purpose (GPREG) registers, but are observable from the General Purpose (GPREG) register. When GPIO[1:0] access is enabled, the Serial Interface Control register at configuration addresses 0x34–0x35 controls the GPIO0 and GPIO1 pins. For more information on GPIO[1:0] access, refer to the Serial Interface Control register description in Chapter 3, "PCI Functional Description." For more information on the GPIO pins, see Chapter 4, "Signal Descriptions." This does not apply to the LSI53C875E.

Note: The LSI Logic SDMS software controls the GPIO0 and GPIO1 pins using the General Purpose Pin Control (GPCNTL) and General Purpose (GPREG) registers. Therefore, if using SDMS software, do not connect a 4.7 k Ω resistor between MAD[7] and Vss.

PCI Cache Mode 2-9

2.5.4 JTAG Boundary Scan Testing

The LSI53C875J/LSI53C875N/LSI53C875JB include support for JTAG boundary scan testing in accordance with the IEEE 1149.1 specification with one exception, which is discussed in this section. The device accepts all required boundary scan instructions, including the optional CLAMP, HIGH-Z, and IDCODE instructions.

The LSI53C875J/LSI53C875N/LSI53C875JB use an 8-bit instruction register to support all boundary scan instructions. The data registers included in the device are the Boundary Data register, the IDCODE register, and the Bypass register. This device can handle a 10 MHz TCK frequency for TDO and TDI.

Due to design constraints, the RST/ pin (system reset) always 3-states the SCSI pins when it is asserted. Boundary scan logic does not control this action, and this is not compliant with the specification. There are two solutions that resolve this issue:

- Use the RST/ pin as a boundary scan compliance pin. When the pin is deasserted, the device is boundary scan compliant and when asserted, the device is noncompliant. To maintain compliance the RST/ pin must be driven high.
- When RST/ is asserted during boundary scan testing the expected output on the SCSI pins must be a HIGH-Z condition, and not what is contained in the boundary scan data registers for the SCSI pin output cells.

Because of package limitations, the LSI53C875J/LSI53C875JB replaces the TESTIN, MAC/_TESTOUT, BIG_LIT/, and SDIRP1 signals with the JTAG boundary scan signals. The LSI53C875N includes support for these signals in addition to the JTAG pins.

2.5.5 Big and Little Endian Support

The LSI53C875/LSI53C875N supports both big and little endian byte ordering through pin selection. The LSI53C875J/LSI53C875JB operate in little endian mode only (the BIG_LIT pin is replaced by one of the JTAG boundary scan signals). In big endian mode, the first byte of an aligned SCSI to PCI transfer is routed to lane three and succeeding transfers are routed to descending lanes. This mode of operation also applies to data transfers over the add-in ROM interface. The byte of data accessed at

location 0x0000 from memory is routed to lane three, and the data at location 0x0003 is routed to byte lane 0. In little endian mode, the first byte of an aligned SCSI to PCI transfer is routed to lane zero and succeeding transfers are routed to ascending lanes. This mode of operation also applies to the add-in ROM interface. The byte of data accessed at location 0x0000 from memory is routed to lane zero, and the data at location 0x0003 is routed to byte lane 3.

The Big_Lit pin gives the LSI53C875 the flexibility of operating with either big or little endian byte orientation. Internally, in either mode, the actual byte lanes of the DMA FIFO and registers are not modified. The LSI53C875 supports slave accesses in big or little endian mode.

When a Dword is accessed, no repositioning of the individual bytes is necessary since Dwords are addressed by the address of the least significant byte. SCRIPTS always uses Dwords in 32-bit systems, so compatibility is maintained between systems using different byte orientations. When less than a Dword is accessed, individual bytes must be repositioned. Internally, the LSI53C875 adjusts the byte control logic of the DMA FIFO and register decodes to access the appropriate byte lanes. The registers always appear on the same byte lane, but the address of the register is repositioned.

Big/little endian mode selection has the most effect on individual byte access. Internally, the LSI53C875 adjusts the byte control logic of the DMA FIFO and register decodes to enable the appropriate byte lane. The registers always appear on the same byte lane, but the address of the register is repositioned.

Data to be transferred between system memory and the SCSI bus always starts at address zero and continues through address 'n' – there is no byte ordering in the chip. The first byte in from the SCSI bus goes to address 0, the second to address 1, etc. Going out onto the SCSI bus, address zero is the first byte out on the SCSI bus, address 1 is the second byte, etc. The only difference is that in a little endian system, address 0 is on byte lane 0, and in big endian mode address zero is on byte lane 3.

Correct SCRIPTS are generated if the SCRIPTS compiler is run on a system that has the same byte ordering as the target system. Any SCRIPTS patching in memory must patch the instruction with the byte ordering that the SCRIPTS processor expects.

PCI Cache Mode 2-11

Software drivers for the LSI53C875 should access registers by their logical name (that is, SCNTL0) rather than by their address. The logical name should be equated to the register's big endian address in big endian mode (SCNTL0 = 0x03), and its little endian address in little endian mode (SCNTL0 = 0x00). This way, there is no change to the software when moving from one mode to the other; only the equate statement setting the operating modes needs to be changed.

Addressing of registers from within a SCRIPTS instruction is independent of bus mode. Internally, the LSI53C875 always operates in little endian mode.

2.5.6 Loopback Mode

The LSI53C875 loopback mode allows testing of both initiator and target functions and, in effect, lets the chip communicate with itself. When the Loopback Enable bit is set in the SCSI Test One (STEST1) register, the LSI53C875 allows control of all SCSI signals whether the chip is operating in initiator or target mode. For more information on this mode of operation refer to the SCSI SCRIPTS Processors Programming Guide.

2.5.7 Parity Options

The LSI53C875 implements a flexible parity scheme that allows control of the parity sense, allows parity checking to be turned on or off, and has the ability to deliberately send a byte with bad parity over the SCSI bus to test parity error recovery procedures. Table 2.2 defines the bits that are involved in parity control and observation. Table 2.3 describes the parity control function of the Enable Parity Checking and Assert SCSI Even Parity bits in the SCSI Control Zero (SCNTL0) register. Table 2.4 describes the options available when a parity error occurs.

The LSI53C875N has four additional parity pins for checking incoming data on the PCI bus. These pins are assigned to each byte of the PCI address/data bus, and work in addition to the PAR (PCI parity) pin. In PCI master read or slave write operations, each byte of incoming data on the PCI bus is checked against its corresponding parity line, in addition to the normal parity checking against the PCI PAR signal. In PCI master write or slave read operations, parity is generated for each byte. This extra parity checking is always enabled for the LSI53C875N. The host system must support these pins. This feature is not register selectable. A parity error on any Byte Parity pin for PCI master read or

slave write operations causes a fatal DMA interrupt; SCRIPTS stops running. Mask this interrupt with the EBPE Interrupt Enable bit, bit 1 in the DMA Interrupt Enable (DIEN) register. These additional parity pins in no way affect the generation or checking of the PCI specified parity line.

Table 2.2 Bits Used for Parity Control and Generation

Blt Name	Location	Description	
Assert SATN/ on Parity Errors	SCSI Control Zero (SCNTL0), Bit 1	When this bit is set, the LSI53C875 automatically asserts the SATN/ signal upon detection of a parity error. SATN/ is only asserted in initiator mode.	
Enable Parity Checking	SCSI Control Zero (SCNTL0), Bit 3	Enables the LSI53C875 to check for parity errors. The LSI53C875 checks for odd parity. This bit also checks for parity errors on the four additional parity pins on the LSI53C875N.	
Assert Even SCSI Parity	SCSI Control One (SCNTL1), Bit 2	Determines the SCSI parity sense generated by the LSI53C875 to the SCSI bus.	
Disable Halt on SATN/ or a Parity Error (Target Mode Only)	SCSI Control One (SCNTL1), Bit 5	Causes the LSI53C875 not to halt operations when a parity error is detected in target mode.	
Enable Parity Error Interrupt	SCSI Interrupt Enable Zero (SIEN0), Bit 0	Determines whether the LSI53C875 generates an interrupt when it detects a SCSI parity error.	
Parity Error	SCSI Interrupt Status Zero (SIST0), Bit 0	This status bit is set whenever the LSI53C875 has detected a parity error on the SCSI bus.	
Status of SCSI Parity Signal	SCSI Status Zero (SSTAT0), Bit 0	This status bit represents the active HIGH current state of the SCSI SDP0 parity signal.	
SCSI SDP1 Signal	SCSI Status Two (SSTAT2), Bit 0	This bit represents the active HIGH current state of the SCSI SDP1 parity signal.	
Latched SCSI Parity	SCSI Status Two (SSTAT2), Bit 3 and SCSI Status One (SSTAT1), Bit 3	corresponding to the data latched into the SCSI Inpu	
Master Parity Error Enable	Chip Test Four (CTEST4), Bit 3	Enables parity checking during master data phases.	

Table 2.2 Bits Used for Parity Control and Generation (Cont.)

Blt Name	Location	Description
Master Data Parity Error	DMA Status (DSTAT), Bit 6	Set when the LSI53C875 as a master detects that a target device has signaled a parity error during a data phase.
Master Data Parity Error Interrupt Enable	DMA Interrupt Enable (DIEN), Bit 6	By clearing this bit, a Master Data Parity Error will not cause IRQ/ to be asserted, but the status bit will be set in the DMA Status (DSTAT) register.
Extended Byte Parity Error Interrupt Enable (LSI53C875N only)	DMA Interrupt Enable (DIEN), Bit 1	By clearing this bit, an Extended Byte Parity Error will not cause IRQ/ to be asserted, but the status bit will be set in the DMA Status (DSTAT) register.

Table 2.3 SCSI Parity Control

EPC	AESP	Description	
0	0	Does not check for parity errors. Parity is generated when sending SCSI data. Asserts odd parity when sending SCSI data.	
0	1	Does not check for parity errors. Parity is generated when sending SCSI data. Asserts even parity when sending SCSI data.	
1	0	Checks for odd parity on SCSI data received. Parity is generated when sending SCSI data. Asserts odd parity when sending SCSI data.	
1	1	Checks for odd parity on SCSI data received. Parity is generated when sending SCSI data. Asserts even parity when sending SCSI data.	

^{1.} Key:

EPC = Enable Parity Checking (bit 3, SCSI Control Zero (SCNTL0)).

ASEP = Assert SCSI Even Parity (bit 2, SCSI Control One (SCNTL1)).

2. This table only applies when the Enable Parity Checking bit is set.

Table 2.4 SCSI Parity Errors and Interrupts

DPH	PAR	Description	
0	0	Halts when a parity error occurs in target or initiator mode and does not generate an interrupt.	
0	1	Halts when a parity error occurs in target mode and generates an interrupt in the target or initiator mode.	
1	0	Does not halt in target mode when a parity error occurs until the end of the transfer. An interrupt is not generated.	
1	1	Does not halt in target mode when a parity error occurs until the end of the transfer. An interrupt is generated.	

Key:


DHP = Disable Halt on SATN/ or Parity Error (bit 5, SCSI Control One (SCNTL1).

PAR = Parity Error (bit 0, SCSI Interrupt Enable One (SIEN1).

2.5.8 DMA FIFO

The DMA FIFO is 4 bytes wide by 134 transfers deep. The DMA FIFO is illustrated in Figure 2.1. To assure compatibility with older products in the LSI53C8XX family, the DMA FIFO size may be set to 88 bytes by setting the DMA FIFO Size bit, bit 5 in the Chip Test Five (CTEST5) register.

Figure 2.1 DMA FIFO Sections




2.5.8.1 Data Paths

The data path through the LSI53C875 is dependent on whether data is being moved into or out of the chip, and whether SCSI data is being transferred asynchronously or synchronously.

Figure 2.2 shows how data is moved to/from the SCSI bus in each of the different modes.

Figure 2.2 LSI53C875 Host Interface Data Paths



The following steps determine if any bytes remain in the data path when the chip halts an operation:

Asynchronous SCSI Send -

Step 1. If the DMA FIFO size is set to 88 bytes, look at the DMA FIFO (DFIFO) and DMA Byte Counter (DBC) registers and calculate if there are bytes left in the DMA FIFO. To make this calculation, subtract the seven least significant bits of the DBC register from the 7-bit value of the DFIFO register. AND the result with 0x7F for a byte count between 0 and 88.

If the DMA FIFO size is set to 536 bytes (bit 5 of the Chip Test Five (CTEST5) register), subtract the 10 least significant bits of the DMA Byte Counter (DBC) register from the 10-bit value of the DMA FIFO Byte Offset Counter, which consists of bits [1:0] in the Chip Test Five (CTEST5) register and bits [7:0] of the DMA FIFO (DFIFO) register. AND the result with 0x3FF for a byte count between 0 and 536.

Step 2. Read bit 5 in the SCSI Status Zero (SSTAT0) and SCSI Status Two (SSTAT2) registers to determine if any bytes are left in the SCSI Output Data Latch (SODL) register. If bit 5 is set in the SSTAT0 or SSTAT2 register, then the least significant byte or the most significant byte in the SODL register is full, respectively. Checking this bit also reveals bytes left in the SODL register from a Chained Move operation with an odd byte count.

Synchronous SCSI Send -

Step 1. If the DMA FIFO size is set to 88 bytes, look at the DMA FIFO (DFIFO) and DMA Byte Counter (DBC) registers and calculate if there are bytes left in the DMA FIFO. To make this calculation, subtract the seven least significant bits of the DBC register from the 7-bit value of the DFIFO register. AND the result with 0x7F for a byte count between 0 and 88.

If the DMA FIFO size is set to 536 bytes (bit 5 of the Chip Test Five (CTEST5) register), subtract the 10 least significant bits of the DMA Byte Counter (DBC) register from the 10-bit value of

- the DMA FIFO Byte Offset Counter, which consists of bits [1:0] in the CTEST5 register and bits [7:0] of the DMA FIFO register. AND the result with 0x3FF for a byte count between 0 and 536.
- Step 2. Read bit 5 in the SCSI Status Zero (SSTAT0) and SCSI Status Two (SSTAT2) registers to determine if any bytes are left in the SCSI Output Data Latch (SODL) register. If bit 5 is set in the SSTAT0 or SSTAT2 register, then the least significant byte or the most significant byte in the SODL register is full, respectively. Checking this bit also reveals bytes left in the SODL register from a Chained Move operation with an odd byte count.
- Step 3. Read bit 6 in the SCSI Status Zero (SSTAT0) and SCSI Status Two (SSTAT2) registers to determine if any bytes are left in the SODR register. If bit 6 is set in the SSTAT0 or SSTAT2 register, then the least significant byte or the most significant byte in the SODR register is full, respectively.

Asynchronous SCSI Receive –

- Step 1. If the DMA FIFO size is set to 88 bytes, look at the DMA FIFO (DFIFO) and DMA Byte Counter (DBC) registers and calculate if there are bytes left in the DMA FIFO. To make this calculation, subtract the seven least significant bits of the DBC register from the 7-bit value of the DFIFO register. AND the result with 0x7F for a byte count between 0 and 88.
 - If the DMA FIFO size is set to 536 bytes (using bit 5 of the Chip Test Five (CTEST5) register), subtract the 10 least significant bits of the DMA Byte Counter (DBC) register from the 10-bit value of the DMA FIFO Byte Offset Counter, which consists of bits [1:0] in the CTEST5 register and bits [7:0] of the DMA FIFO register. AND the result with 0x3FF for a byte count between 0 and 536.
- Step 2. Read bit 7 in the SCSI Status Zero (SSTAT0) and SCSI Status Two (SSTAT2) register to determine if any bytes are left in the SCSI Input Data Latch (SIDL) register. If bit 7 is set in the SSTAT0 or SSTAT2, then the least significant byte or the most significant byte is full, respectively.

Step 3. If any wide transfers have been performed using the Chained Move instruction, read the Wide SCSI Receive bit (SCSI Control Two (SCNTL2), bit 0) to determine whether a byte is left in the SCSI Wide Residue (SWIDE) register.

Synchronous SCSI Receive -

- Step 1. If the DMA FIFO size is set to 88 bytes, subtract the seven least significant bits of the DMA Byte Counter (DBC) register from the 7-bit value of the DMA FIFO (DFIFO) register. AND the result with 0x7F for a byte count between 0 and 88.
 - If the DMA FIFO size is set to 536 bytes (using bit 5 of the Chip Test Five (CTEST5) register), subtract the 10 least significant bits of the DMA Byte Counter (DBC) register from the 10-bit value of the DMA FIFO Byte Offset Counter, which consists of bits [1:0] in the CTEST5 register and bits [7:0] of the DMA FIFO register. AND the result with 0x3FF for a byte count between 0 and 536.
- Step 2. Read bits [7:4] of the SCSI Status One (SSTAT1) register and bit 4 of the SCSI Status Two (SSTAT2) register, the binary representation of the number of valid bytes in the SCSI FIFO, to determine if any bytes are left in the SCSI FIFO.
- Step 3. If any wide transfers have been performed using the Chained Move instruction, read the Wide SCSI Receive bit (SCSI Control Two (SCNTL2), bit 0) to determine whether a byte is left in the SCSI Wide Residue (SWIDE) register.

2.5.9 SCSI Bus Interface

The LSI53C875 supports both SE and differential operation.

All SCSI signals are active low. The LSI53C875 contains the SE output drivers and can be connected directly to the SCSI bus. Each output is isolated from the power supply to ensure that a powered down LSI53C875 has no effect on an active SCSI bus (CMOS "voltage feed-through" phenomena). TolerANT technology provides signal filtering at the inputs of SREQ/ and SACK/ to increase immunity to signal reflections.

2.5.9.1 Differential Mode

In differential mode, the SDIR[15:0], SDIRP[1:0], IGS, TGS, RSTDIR, BSYDIR, and SELDIR signals control the direction of external differential pair transceivers. The LSI53C875 is placed in differential mode by setting the DIF bit, bit 5 of the SCSI Test Two (STEST2) register (0x4E). Setting this bit 3-states the BSY/, SEL/, and RST/ pads so they can be used as pure input pins. In addition to the standard SCSI lines, the following signals defined in Table 2.5 are used during differential operation by the LSI53C875:

Table 2.5 Differential Mode

Signal	Function
BSYDIR, SELDIR, RSTDIR	Active HIGH signals used to enable the differential drivers as outputs for SCSI signals BSY/, SEL/, and RST/, respectively.
SDIR[15:0], SDIRP[1:0]	Active HIGH signals used to control direction of the differential drivers for SCSI data and parity lines, respectively.
IGS	Active HIGH signal used to control direction of the differential driver for initiator group signals ATN/ and ACK/.
TGS	Active HIGH signal used to control direction of the differential drivers for target group signals MSG/, C/D/, I/O/, and REQ/.
DIFFSENS	Input to the LSI53C875 used to detect the presence of a SE device on a differential system. If a logical zero is detected on this pin, then it is assumed that an SE device is on the bus and all SCSI outputs will be 3-stated to avoid damage to the transceiver.

See Figure 2.3 for an example differential wiring diagram, in which the LSI53C875 is connected to the Texas Instruments SN75976A differential transceiver. The recommended value of the pull-up resistor on the REQ/, ACK/, MSG/, C/D/, I/O/, ATN/, SD[7:0]/, and SDP0/ lines is 680 Ω when the Active Negation portion of TolerANT technology is not enabled. When Active Negation is enabled, the recommended resistor value on the REQ/, ACK/, SD[7:0]/, and SDP0/ signals is 1.5 k Ω . The electrical characteristics of these pins change when Active Negation is enabled, permitting a higher resistor value.


To interface the LSI53C875 to the SN75976A, connect the DIR pins, as well as IGS and TGS, of the LSI53C875 directly to the transceiver enables (nDE/RE/). These signals control the direction of the channels on the SN75976A.

The SCSI bidirectional control and data pins (SD[7:0]/, SDP0/, REQ/, ACK/, MSG/, I_O/, C_D/, and ATN/) of the LSI53C875 connect to the bidirectional data pins (nA) of the SN75976A with a pull-up resistor. The pull-up value should be no lower than the transceiver I_{OL} can tolerate, but not so high as to cause RC timing problems. The three remaining pins, SEL/, BSY/, and RST/ are connected to the SN75976A with a pull-down resistor. The pull-down resistors are required when the pins (nA) of the SN75976A are configured as inputs. When the data pins are inputs, the resistors provide a bias voltage to both the LSI53C875 pins (SEL/, BSY/, and RST/) and the SN75976A data pins. Because the SEL/, BSY/, and RST/ pins on the LSI53C875 are inputs only, this configuration allows for the SEL/, BSY/, and RST/ SCSI signals to be asserted on the SCSI bus. The differential pairs on the SCSI bus are reversed when connected to the SN75976A, due to the active low nature of the SCSI bus.

Note: The SN75976A differential transceiver must be used to achieve Ultra SCSI transfer rates.

8-Bit/16-Bit SCSI and the Differential Interface – In an 8-bit SCSI bus, the SD[15:8] pins on the LSI53C875 should be pulled up with a 1.5 k Ω resistor or terminated like the rest of the SCSI bus lines. This is very important, as errors may occur during reselection if these lines are left floating. In the LSI53C875J and LSI53C875JB, the SDIRP1 pin is replaced by the TCK JTAG signal. If the device is used in a wide differential system, use the SDIRP0 pin to control the direction of the differential transceiver for both the SP0 and SP1 signals. The SDIRP0 signal is capable of driving both direction inputs from a transceiver.

Figure 2.3 Differential Wiring Diagram



2.5.9.2 Terminator Networks


The terminator networks provide the biasing needed to pull signals to an inactive voltage level, and to match the impedance seen at the end of the cable with the characteristic impedance of the cable. Terminators must be installed at the extreme ends of the SCSI chain, and only at the ends. No system should ever have more or less than two terminators installed and active. SCSI host adapters should provide a means of accommodating terminators. There should be a means of disabling termination.

SE cables can use a 220 Ω pull-up to the terminator power supply (Term Power) line and a 330 Ω pull-down to ground. Because of the high-performance nature of the LSI53C875, regulated (or active) termination is recommended. Figure 2.4 shows a Unitrode active terminator. For additional information, refer to the SCSI-2 Specification. TolerANT technology active negation can be used with either termination network.

Note:

If the LSI53C875 is to be used in a design with only an 8-bit SCSI bus, all 16 data lines still must be terminated or pulled high. Active termination is required for Ultra SCSI synchronous transfers.

Figure 2.4 Regulated Termination



Notes:

- C1 10 μF SMT
- C2 0.1 μF SMT
- C3 2.2 μF SMT
- J1 68-pin, high density "P" connector

2.5.10 Select/Reselect During Selection/Reselection

In multithreaded SCSI I/O environments, it is not uncommon to be selected or reselected while trying to perform selection/reselection. This situation may occur when a SCSI controller (operating in the initiator mode) tries to select a target and is reselected by another. The Select SCRIPTS instruction has an alternate address to which the SCRIPTS will jump when this situation occurs. The analogous situation for target devices is being selected while trying to perform a reselection.

Once a change in operating mode occurs, the initiator SCRIPTS should start with a Set Initiator instruction or the target SCRIPTS should start with a Set Target instruction. The Selection and Reselection Enable bits (SCSI Chip ID (SCID) bits 5 and 6, respectively) should both be asserted so that the LSI53C875 may respond as an initiator or as a target. If only selection is enabled, the LSI53C875 cannot be reselected as an initiator. There are also status and interrupt bits in the SCSI Interrupt Status Zero (SIST0) and SCSI Interrupt Enable Zero (SIEN0) registers, respectively, indicating that the LSI53C875 has been selected (bit 5) and reselected (bit 4).

2.5.11 Synchronous Operation

The LSI53C875 can transfer synchronous SCSI data in both the initiator and target modes. The SCSI Transfer (SXFER) register controls both the synchronous offset and the transfer period. It may be loaded by the CPU before SCRIPTS execution begins, from within SCRIPTS using a Table Indirect I/O instruction, or with a Read-Modify-Write instruction.

The LSI53C875 can receive data from the SCSI bus at a synchronous transfer period as short as 50 ns, regardless of the transfer period used to send data. The LSI53C875 can receive data at one-fourth of the divided SCLK frequency. Depending on the SCLK frequency, the negotiated transfer period, and the synchronous clock divider, the LSI53C875 can send synchronous data at intervals as short as 50 ns for Ultra SCSI, 100 ns for fast SCSI, and 200 ns for SCSI-1.

2.5.11.1 Determining the Data Transfer Rate

Synchronous data transfer rates are controlled by bits in two different registers of the LSI53C875. Following is a brief description of the bits. Figure 2.5 illustrates the clock division factors used in each register, and the role of the register bits in determining the transfer rate.




Figure 2.5 Determining the Synchronous Transfer Rate

2.5.11.2 SCSI Control Three (SCNTL3) Register, Bits [6:4] (SCF[2:0])

The SCF[2:0] bits select the factor by which the frequency of SCLK is divided before being presented to the synchronous SCSI control logic. The output from this divider controls the rate at which data can be received; this rate must not exceed 80 MHz. The receive rate of synchronous SCSI data is one-fourth of the SCF divider output. For

example, if SCLK is 80 MHz and the SCF value is set to divide by two, then the maximum rate at which data can be received is 10 MHz (80/(2*4) = 10).

2.5.11.3 SCSI Control Three (SCNTL3) Register, Bits [2:0] (CCF[2:0])

The CCF[2:0] bits select the factor by which the frequency of SCLK is divided before being presented to the asynchronous SCSI core logic. This divider must be set according to the input clock frequency in the table.

2.5.11.4 SCSI Transfer (SXFER) Register, Bits [7:5] (TP[2:0])

The TP[2:0] divider bits determine the SCSI synchronous transfer period when sending synchronous SCSI data in either initiator or target mode. This value further divides the output from the SCF divider.

2.5.11.5 Achieving Optimal SCSI Send Rates

To achieve optimal synchronous SCSI send timings, the SCF divisor value should be set high, to divide the clock as much as possible before presenting the clock to the TP divider bits in the SCSI Transfer (SXFER) register. The TP[2:0] divider value should be as low as possible. For example, with an 80 MHz clock to achieve a 20 Mbytes/s Ultra SCSI send rate, the SCF bits can be set to divide by 1 (001) and the TP bits to divide by 4 (000). To set for a 10 Mbytes/s send rate for Fast SCSI-2, the SCF bits can be set to divide by 2 (011) and the TP bits set to divide by 4 (000).

2.5.12 Ultra SCSI Synchronous Data Transfers

Ultra SCSI is an extension of current Fast SCSI-2 synchronous transfer specifications. It allows synchronous transfer periods to be negotiated down as low as 50 ns, which is half the 100 ns period allowed under Fast SCSI-2. This will allow a maximum transfer rate of 40 Mbytes/s on a 16-bit SCSI bus. The LSI53C875 requires an 80 MHz SCSI clock input to perform Ultra SCSI transfers. In addition, the following bit values affect the chip's ability to support Ultra SCSI synchronous transfer rates:

 Clock Conversion Factor bits, SCSI Control Three (SCNTL3) register bits [2:0] and Synchronous Clock Conversion Factor bits, SCSI Control Three (SCNTL3) register bits [6:4]. These fields now support

a value of 101 (binary), allowing the SCLK frequency to be divided down by 4. This allows systems using an 80 MHz clock or the internal clock doubler to operate at Fast SCSI-2 transfer rates as well as Ultra SCSI rates, if needed.

Ultra Mode Enable bit, SCSI Control Three (SCNTL3) register bit 7.
 Setting this bit enables Ultra SCSI synchronous transfers in systems that have an 80 MHz clock or use the internal SCSI clock doubler.

2.5.13 Interrupt Handling

The SCRIPTS processors in the LSI53C875 perform most functions independently of the host microprocessor. However, certain interrupt situations must be handled by the external microprocessor. This section explains all aspects of interrupts as they apply to the LSI53C875.

2.5.13.1 Polling and Hardware Interrupts

The external microprocessor is informed of an interrupt condition by polling or hardware interrupts. Polling means that the microprocessor must continually loop and read a register until it detects a bit set that indicates an interrupt. This method is the fastest, but it wastes CPU time that could be used for other system tasks. The preferred method of detecting interrupts in most systems is hardware interrupts. In this case, the LSI53C875 asserts the Interrupt Request (IRQ/) line that interrupts the microprocessor, causing the microprocessor to execute an interrupt service routine. A hybrid approach would use hardware interrupts for long waits, and use polling for short waits.

2.5.13.2 Registers

The registers in the LSI53C875 that are used for detecting or defining interrupts are the Interrupt Status (ISTAT), SCSI Interrupt Status Zero (SIST0), SCSI Interrupt Status One (SIST1), DMA Status (DSTAT), SCSI Interrupt Enable Zero (SIEN0), SCSI Interrupt Enable One (SIEN1), DMA Control (DCNTL), and DMA Interrupt Enable (DIEN).

ISTAT – The ISTAT register is the only register that can be accessed as a slave during SCRIPTS operation. Therefore it is the register that is polled when polled interrupts are used. It is also the first register that should be read when the IRQ/ pin has been asserted in association with

a hardware interrupt. The INTF (Interrupt-on-the-Fly) bit should be the first interrupt serviced. It must be written to one to be cleared. This interrupt must be cleared before servicing any other interrupts.

If the SIP bit in the Interrupt Status (ISTAT) register is set, then a SCSI-type interrupt has occurred and the SCSI Interrupt Status Zero (SIST0) and SCSI Interrupt Status One (SIST1) registers should be read.

If the DIP bit in the Interrupt Status (ISTAT) register is set, then a DMA-type interrupt has occurred and the DMA Status (DSTAT) register should be read.

SCSI-type and DMA-type interrupts may occur simultaneously, so in some cases both SIP and DIP may be set.

SIST0 and SIST1 – The SCSI Interrupt Status Zero (SIST0) and SCSI Interrupt Status One (SIST1) registers contain the SCSI-type interrupt bits. Reading these registers determines which condition or conditions caused the SCSI-type interrupt, and clears that SCSI interrupt condition.

If the LSI53C875 is receiving data from the SCSI bus and a fatal interrupt condition occurs, the chip attempts to send the contents of the DMA FIFO to memory before generating the interrupt.

If the LSI53C875 is sending data to the SCSI bus and a fatal SCSI interrupt condition occurs, data could be left in the DMA FIFO. Because of this, the DMA FIFO Empty (DFE) bit in DMA Status (DSTAT) should be checked.

If this bit is cleared, set the CLF (Clear DMA FIFO) and CSF (Clear SCSI FIFO) bits before continuing. The CLF bit is bit 2 in Chip Test Three (CTEST3). The CSF bit is bit 1 in SCSI Test Three (STEST3).

DSTAT – The DMA Status (DSTAT) register contains the DMA-type interrupt bits. Reading this register determines which condition or conditions caused the DMA-type interrupt, and clears that DMA interrupt condition. Bit 7 in DSTAT, DFE, is purely a status bit; it will not generate an interrupt under any circumstances and will not be cleared when read. DMA interrupts flush neither the DMA nor SCSI FIFOs before generating the interrupt, so the DFE bit in the DMA Status (DSTAT) register should be checked after any DMA interrupt.

If the DFE bit is cleared, then the FIFOs must be cleared by setting the CLF (Clear DMA FIFO) and CSF (Clear SCSI FIFO) bits, or flushed by setting the FLF (Flush DMA FIFO) bit.

SIEN0 and SIEN1 – The SCSI Interrupt Enable Zero (SIEN0) and SCSI Interrupt Enable One (SIEN1) registers are the interrupt enable registers for the SCSI interrupts in SCSI Interrupt Status Zero (SIST0) and SCSI Interrupt Status One (SIST1).

DIEN – The DMA Interrupt Enable (DIEN) register is the interrupt enable register for DMA interrupts in DMA Status (DSTAT).

DCNTL – When bit 1 in this register is set, the IRQ/ pin is not asserted when an interrupt condition occurs. The interrupt is not lost or ignored, but merely masked at the pin. Clearing this bit when an interrupt is pending immediately causes the IRQ/ pin to assert. As with any register other than ISTAT, this register cannot be accessed except by a SCRIPTS instruction during SCRIPTS execution.

2.5.13.3 Fatal vs. Nonfatal Interrupts

A fatal interrupt, as the name implies, always causes SCRIPTS to stop running. All nonfatal interrupts become fatal when they are enabled by setting the appropriate interrupt enable bit. Interrupt masking is discussed Section 2.5.13.4, "Masking." All DMA interrupts (indicated by the DIP bit in ISTAT and one or more bits in DMA Status (DSTAT) being set) are fatal.

Some SCSI interrupts (indicated by the SIP bit in the ISTAT and one or more bits in SCSI Interrupt Status Zero (SIST0) or SCSI Interrupt Status One (SIST1) being set) are nonfatal.

When the LSI53C875 is operating in Initiator mode, only the Function Complete (CMP), Selected (SEL), Reselected (RSL), General Purpose Timer Expired (GEN), and Handshake-to-Handshake Timer Expired (HTH) interrupts are nonfatal.

When operating in Target mode CMP, SEL, RSL, Target mode: SATN/active (M/A), GEN, and HTH are nonfatal. Refer to the description for the Disable Halt on a Parity Error or SATN/active (Target Mode Only) (DHP) bit in the SCSI Control One (SCNTL1) register to configure the chip's

behavior when the SATN/ interrupt is enabled during Target mode operation. The Interrupt-on-the-Fly interrupt is also nonfatal, since SCRIPTS can continue when it occurs.

The reason for nonfatal interrupts is to prevent SCRIPTS from stopping when an interrupt occurs that does not require service from the CPU. This prevents an interrupt when arbitration is complete (CMP set), when the LSI53C875 has been selected or reselected (SEL or RSL set), when the initiator asserts ATN (target mode: SATN/ active), or when the General Purpose or Handshake-to-Handshake timers expire. These interrupts are not needed for events that occur during high-level SCRIPTS operation.

2.5.13.4 Masking

Masking an interrupt means disabling or ignoring that interrupt. Interrupts can be masked by clearing bits in the SCSI Interrupt Enable Zero (SIEN0) and SCSI Interrupt Enable One (SIEN1) (for SCSI interrupts) registers or DMA Interrupt Enable (DIEN) (for DMA interrupts) register. How the chip responds to masked interrupts depends on: whether polling or hardware interrupts are being used; whether the interrupt is fatal or nonfatal; and whether the chip is operating in Initiator or Target mode.

If a nonfatal interrupt is masked and that condition occurs, the SCRIPTS do not stop, the appropriate bit in the SCSI Interrupt Status Zero (SIST0) or SCSI Interrupt Status One (SIST1) is still set, the SIP bit in the Interrupt Status (ISTAT) is not set, and the IRQ/ pin is not asserted. See Section 2.5.13.3, "Fatal vs. Nonfatal Interrupts," for a list of the nonfatal interrupts.

If a fatal interrupt is masked and that condition occurs, then the SCRIPTS still stop, the appropriate bit in the DMA Status (DSTAT), SCSI Interrupt Status Zero (SIST0), or SCSI Interrupt Status One (SIST1) register is set, and the SIP or DIP bits in the Interrupt Status (ISTAT) is set, but the IRQ/ pin is not asserted.

When the chip is initialized, enable all fatal interrupts if you are using hardware interrupts. If a fatal interrupt is disabled and that interrupt condition occurs, SCRIPTS halts and the system will never know it unless it times out and checks the ISTAT after a certain period of inactivity.

If you are polling the ISTAT instead of using hardware interrupts, then masking a fatal interrupt makes no difference since the SIP and DIP bits in the Interrupt Status (ISTAT) inform the system of interrupts, not the IRQ/ pin.

Masking an interrupt after IRQ/ is asserted does not cause IRQ/ to be deasserted.

2.5.13.5 Stacked Interrupts

The LSI53C875 will stack interrupts if they occur one after the other. If the SIP or DIP bits in the ISTAT register are set (first level), then there is already at least one pending interrupt, and any future interrupts are stacked in extra registers behind the SCSI Interrupt Status Zero (SIST0), SCSI Interrupt Status One (SIST1), and DMA Status (DSTAT) registers (second level). When two interrupts have occurred and the two levels of the stack are full, any further interrupts set additional bits in the extra registers behind SCSI Interrupt Status Zero (SIST0), SCSI Interrupt Status One (SIST1), and DMA Status (DSTAT). When the first level of interrupts are cleared, all the interrupts that came in afterward move into the SIST0, SIST1, and DSTAT. After the first interrupt is cleared by reading the appropriate register, the IRQ/ pin is deasserted for a minimum of three CLKs; the stacked interrupts move into the SCSI Interrupt Status Zero (SIST0), SCSI Interrupt Status One (SIST1), or DMA Status (DSTAT); and the IRQ/ pin is asserted once again.

Since a masked nonfatal interrupt does not set the SIP or DIP bits, interrupt stacking does not occur. A masked, nonfatal interrupt still posts the interrupt in SIST0, but does not assert the IRQ/ pin. Since no interrupt is generated, future interrupts move right into the SCSI Interrupt Status Zero (SIST0) or SCSI Interrupt Status One (SIST1) instead of being stacked behind another interrupt. When another condition occurs that generates an interrupt, the bit corresponding to the earlier masked nonfatal interrupt is still set.

A related situation to interrupt stacking is when two interrupts occur simultaneously. Since stacking does not occur until the SIP or DIP bits are set, there is a small timing window in which multiple interrupts can occur but will not be stacked. These could be multiple SCSI interrupts (SIP set), multiple DMA interrupts (DIP set), or multiple SCSI and multiple DMA interrupts (both SIP and DIP set).

As previously mentioned, DMA interrupts do not attempt to flush the FIFOs before generating the interrupt. It is important to set either the Clear DMA FIFO (CLF) and Clear SCSI FIFO (CSF) bits if a DMA interrupt occurs and the DMA FIFO Empty (DFE) bit is not set. This is because any future SCSI interrupts are not posted until the DMA FIFO is cleared of data. These 'locked out' SCSI interrupts are posted as soon as the DMA FIFO is empty.

2.5.13.6 Halting in an Orderly Fashion

When an interrupt occurs, the LSI53C875 attempts to halt in an orderly fashion.

- If the interrupt occurs in the middle of an instruction fetch, the fetch is completed, except in the case of a Bus Fault. Execution does not begin, but the DMA SCRIPTS Pointer (DSP) points to the next instruction since it is updated when the current instruction is fetched.
- If the DMA direction is a write to memory and a SCSI interrupt occurs, the LSI53C875 attempts to flush the DMA FIFO to memory before halting. Under any other circumstances only the current cycle is completed before halting, so the DFE bit in DSTAT should be checked to see if any data remains in the DMA FIFO.
- SCSI SREQ/SACK handshakes that have begun are completed before halting.
- The LSI53C875 attempts to clean up any outstanding synchronous offset before halting.
- In the case of Transfer Control Instructions, once instruction execution begins it continues to completion before halting.
- If the instruction is a JUMP/CALL WHEN/IF <phase>, the DMA SCRIPTS Pointer (DSP) is updated to the transfer address before halting.
- All other instructions may halt before completion.

2.5.13.7 Sample Interrupt Service Routine


The following is a sample of an interrupt service routine for the LSI53C875. It can be repeated during polling or should be called when the IRQ/ pin is asserted during hardware interrupts.

- 1. Read Interrupt Status (ISTAT).
- 2. If the INTF bit is set, it must be written to a one to clear this status.
- 3. If only the SIP bit is set, read SCSI Interrupt Status Zero (SIST0) and SCSI Interrupt Status One (SIST1) to clear the SCSI interrupt condition and get the SCSI interrupt status. The bits in the SIST0 and SIST1 tell which SCSI interrupts occurred and determine what action is required to service the interrupts.
- 4. If only the DIP bit is set, read the DMA Status (DSTAT) to clear the interrupt condition and get the DMA interrupt status. The bits in DSTAT tell which DMA interrupts occurred and determine what action is required to service the interrupts.
- 5. If both the SIP and DIP bits are set, read SCSI Interrupt Status Zero (SIST0), SCSI Interrupt Status One (SIST1), and DMA Status (DSTAT) to clear the SCSI and DMA interrupt condition and get the interrupt status. If using 8-bit reads of the SIST0, SIST1, and DSTAT registers to clear interrupts, insert a 12 CLK delay between the consecutive reads to ensure that the interrupts clear properly. Both the SCSI and DMA interrupt conditions should be handled before leaving the interrupt service routine. It is recommended that the DMA interrupt be serviced before the SCSI interrupt, because a serious DMA interrupt condition could influence how the SCSI interrupt is acted upon.
- 6. When using polled interrupts, go back to Step 1 before leaving the interrupt service routine, in case any stacked interrupts moved in when the first interrupt was cleared. When using hardware interrupts, the IRQ/ pin is asserted again if there are any stacked interrupts. This should cause the system to re-enter the interrupt service routine.

2.5.14 Chained Block Moves

Since the LSI53C875 has the capability to transfer 16-bit wide SCSI data, a unique situation occurs when dealing with odd bytes. The Chained Move (CHMOV) SCRIPTS instruction along with the Wide SCSI Send (WSS) and Wide SCSI Receive (WSR) bits in the SCSI Control Two (SCNTL2) register are used to facilitate these situations. The Chained Block Move instruction is illustrated in Figure 2.6.

Figure 2.6 Block Move and Chained Block Move Instructions



CHMOV 5, 3 when Data_Out

Moves five bytes from address 0x03 in the host memory to the SCSI bus. Bytes 0x03, 0x04, 0x05, and 0x06 are moved and byte 0x07 remains in the low-order byte of the SCSI Output Data Latch (SODL) register and is combined with the first byte of the following MOVE instruction.

Move 5, 9 when Data_Out

Moves five bytes from address 0x09 in the host memory to the SCSI bus.

2.5.14.1 Wide SCSI Send Bit

The WSS bit is set whenever the SCSI controller is sending data (Data-Out for initiator or Data-In for target) and the controller detects a partial transfer at the end of a chained Block Move SCRIPTS instruction (this flag is not set if a normal Block Move instruction is used). Under this condition, the SCSI controller does not send the low-order byte of the last partial memory transfer across the SCSI bus. Instead, the low-order byte is temporarily stored in the lower byte of the SCSI Output Data Latch (SODL) register and the WSS flag is set. The hardware uses the WSS flag to determine what behavior must occur at the start of the next data

send transfer. When the WSS flag is set at the start of the next transfer, the first byte (the high-order byte) of the next data send transfer is "married" with the stored low-order byte in the SODL register; and the two bytes are sent out across the bus, regardless of the type of Block Move instruction (normal or chained). The flag is automatically cleared when the "married" word is sent. The flag can alternately be cleared through SCRIPTS or by the microprocessor. Also, the microprocessor or SCRIPTS can use this bit for error detection and recovery purposes.

2.5.14.2 Wide SCSI Receive Bit

The WSR bit is set whenever the SCSI controller is receiving data (Data-In for initiator or Data-Out for target) and the controller detects a partial transfer at the end of a block move or chained block move SCRIPTS instruction. When WSR is set, the high-order byte of the last SCSI bus transfer is not transferred to memory. Instead, the byte is temporarily stored in the SCSI Wide Residue (SWIDE) register. The hardware uses the WSR bit to determine what behavior must occur at the start of the next data receive transfer. The bit is automatically cleared at the start of the next data receive transfer. The bit can alternatively be cleared by the microprocessor or through SCRIPTS. The bit can also be used by the microprocessor or SCRIPTS for error detection and recovery purposes.

2.5.14.3 SWIDE Register

This register stores data for partial byte data transfers. For receive data, the SCSI Wide Residue (SWIDE) register holds the high-order byte of a partial SCSI transfer which has not yet been transferred to memory. This stored data may be a residue byte (and therefore ignored) or it may be valid data that is transferred to memory at the beginning of the next Block Move instruction.

2.5.14.4 SODL Register

For send data, the low-order byte of the SCSI Output Data Latch (SODL) register holds the low-order byte of a partial memory transfer which has not yet been transferred across the SCSI bus. This stored data is usually "married" with the first byte of the next data send transfer, and both bytes are sent across the SCSI bus at the start of the next data send block move command.

2.5.14.5 Chained Block Move SCRIPTS Instruction

A chained Block Move SCRIPTS instruction is primarily used to transfer consecutive data send or data receive blocks. Using the chained Block Move instruction facilitates partial receive transfers and allows correct partial send behavior without additional opcode overhead. Behavior of the chained Block Move instruction varies slightly for sending and receiving data.

For receive data (Data-In for initiator or Data-Out for target), a chained Block Move instruction indicates that if a partial transfer occurred at the end of the instruction, the WSR flag is set. The high-order byte of the last SCSI transfer is stored in the SCSI Wide Residue (SWIDE) register rather than transferred to memory. The contents of the SWIDE register should be the first byte transferred to memory at the start of the chained Block Move data stream. Since the byte count always represents data transfers to/from memory (as opposed to the SCSI bus), the byte transferred out of the SCSI Wide Residue (SWIDE) register is one of the bytes in the byte count. If the WSR bit is clear when a receive data chained Block Move instruction is executed, the data transfer occurs similar to that of the regular Block Move instruction. Whether the WSR bit is set or clear, when a normal block move instruction is executed, the contents of the SCSI Wide Residue (SWIDE) register are ignored and the transfer takes place normally. For "N" consecutive wide data receive Block Move instructions, the 2nd through the Nth Block Move instructions should be Chained Block Moves.

For send data (Data-Out for initiator or Data-In for target), a chained Block Move instruction indicates that if a partial transfer terminates the chained Block Move instruction, the last low-order byte (the partial memory transfer) should be stored in the lower byte of the SCSI Output Data Latch (SODL) register and not sent across the SCSI bus. Without the chained block move instruction, the last low-order byte would be sent across the SCSI bus. The starting byte count represents data bytes transferred from memory but not to the SCSI bus when a partial transfer exists. For example, if the instruction is an Initiator chained Block Move Data Out of five bytes (and WSS is not previously set), five bytes are transferred out of memory to the SCSI controller, four bytes are transferred from the SCSI controller across the SCSI bus, and one byte is temporarily stored in the lower byte of the SCSI Output Data Latch (SODL) register waiting to be married with the first byte of the next Block Move instruction. Regardless of whether a chained Block Move or normal

Block Move instruction is used, if the WSS bit is set at the start of a data send command, the first byte of the data send command is assumed to be the high-order byte and is "married" with the low-order byte stored in the lower byte of the SCSI Output Data Latch (SODL) register before the two bytes are sent across the SCSI bus. For "N" consecutive wide data send Block Move commands, the first through the (Nth – 1) Block Move instructions should be Chained Block Moves.

2.6 Power Management

The LSI53C875E complies with the PCI Bus Power Management Interface Specification, Revision 1.0. The PCI Function Power States D0, D1, D2, and D3 are defined in that specification. D0 and D3 are required by specification, and D1 and D2 are optional. D0 is the maximum powered state, and D3 is the minimum powered state. Power state D3 is further categorized as D3hot or D3cold. A function that is powered off is said to be in the D3cold power state.

The power states for the SCSI function are independently controlled through two power state bits that are located in the PCI Configuration Space register 0x44. The bits are encoded as:

00b	D0
01b	Reserved
10b	Reserved
11b	D3

Power states D1 and D2 are not discussed because they have not been implemented as a new feature.

The Power states – D0 and D3 – are described below in conjunction with each SCSI function. Power state actions are separate for each function.

2.6.1 Power State D0

Power state D0 is the maximum power state and is the power-up default state for each function.

2.6.2 Power State D3

Power state D3 is the minimum power state, which includes subsettings called D3hot and D3cold. The devices are considered to be in power state D3cold when power is removed from them. D3cold can transition to D0 by applying V_{CC} and resetting the device. D3hot allows the device to transition to D0 using software. To obtain power reduction in D3hot, the SCSI clock and the SCSI clock doubler Phase Lock Loop (PLL) are disabled. Furthermore, the function's soft reset is continually asserted while in power state D3, which clears all pending interrupts and 3-states the SCSI bus. In addition, the function's PCI Command register is cleared.

Chapter 3 PCI Functional Description

This chapter is divided into the following sections:

- Section 3.1, "PCI Addressing"
- Section 3.2, "PCI Cache Mode"
- Section 3.3, "Configuration Registers"

3.1 PCI Addressing

There are three types of PCI-defined address space:

- Configuration space
- Memory space
- I/O space

The configuration space is a contiguous 256 x 8-bit set of addresses dedicated to each "slot" or "stub" on the bus. Decoding C_BE/[3:0] determines if a PCI cycle is intended to access configuration register space. The IDSEL bus signal is a "chip select" that allows access to the configuration register space only. A configuration read/write cycle without IDSEL is ignored. The eight lower order addresses select a specific 8-bit register. AD[10:8] are decoded as well, but they must be zero or the LSI53C875 does not respond. According to the PCI specification, AD[10:8] are reserved for multifunction devices. The host processor uses the PCI configuration space to initialize the LSI53C875.

The lower 128 bytes of the LSI53C875 configuration space holds system parameters while the upper 128 bytes map into the LSI53C875 operating registers. For all PCI cycles except configuration cycles, the LSI53C875 registers are located on the 256-byte block boundary defined by the base

address assigned through the configured register. The LSI53C875 operating registers are available in both the upper and lower 128-byte portions of the 256-byte space selected.

At initialization time, each PCI device is assigned a base address (in the case of the LSI53C875, the upper 24 bits of the address are selected) for memory and I/O accesses. On every access, the LSI53C875 compares its assigned base addresses with the value on the Address/Data bus during the PCI address phase. If the upper 24 bits match, the access is for the LSI53C875 and the low-order eight bits define the register to be accessed. A decode of C_BE/[3:0] determines which registers and what type of access is to be performed.

The PCI specification defines memory space as a contiguous 32-bit memory address that is shared by all system resources, including the LSI53C875. Base Address One (Memory) determines which 256-byte memory area this device occupies.

The PCI specification defines I/O space as a contiguous 32-bit I/O address that is shared by all system resources, including the LSI53C875. Base Address Zero (I/O) determines which 256-byte I/O area this device occupies.

3.1.1 PCI Bus Commands and Functions Supported

Bus commands indicate to the target the type of transaction the master is requesting. Bus commands are encoded on the C_BE/[3:0] lines during the address phase. PCI bus command encoding and types appear in Table 3.1.

Table 3.1 PCI Bus Commands and Encoding Types

C_BE[3:0]	Command Type	Supported as Master	Supported as Slave
0000	Special Interrupt Acknowledge	No	No
0001	Special Cycle	No	No
0010	I/O Read Cycle	Yes	Yes
0011	I/O Write Cycle	Yes	Yes
0100	Reserved	N/A	N/A
0101	Reserved	N/A	N/A
0110	Memory Read	Yes	Yes
0111	Memory Write	Yes	Yes
1000	Reserved	N/A	N/A
1001	Reserved	N/A	N/A
1010	Configuration Read	No	Yes
1011	Configuration Write	No	Yes
1100	Memory Read Multiple	Yes ¹	No (defaults to 0110)
1101	Dual Address Cycle	No	No
1110	Memory Read Line	Yes ²	No (defaults to 0110)
1111	Memory Write and Invalidate	Yes ³	No (defaults to 0111)

^{1.} This operation is selectable by bit 2 in the DMA Mode (DMODE) operating register.

3.1.1.1 I/O Read Command

The I/O Read command reads data from an agent mapped in I/O address space. All 32 address bits are decoded.

3.1.1.2 I/O Write Command

The I/O Write command writes data to an agent when mapped in I/O address space. All 32 address bits are decoded.

PCI Addressing 3-3

^{2.} This operation is selectable by bit 3 in the DMA Mode (DMODE) operating register.

^{3.} This operation is selectable by bit 0 in the Chip Test Three (CTEST3) operating register.

3.1.1.3 Memory Read

The Memory Read command reads data from an agent mapped in memory address space. All 32 address bits are decoded.

3.1.1.4 Memory Read Multiple

The Memory Read command reads data from an agent mapped in memory address space. All 32 address bits are decoded.

3.1.1.5 Memory Read Line

The Memory Read command reads data from an agent mapped in memory address space. All 32 address bits are decoded.

3.1.1.6 Memory Write

The Memory Write command writes data to an agent when mapped in memory address space. All 32 address bits are decoded.

3.1.1.7 Memory Write and Invalidate

The Memory Write command writes data to an agent when mapped in memory address space. All 32 address bits are decoded.

3.2 PCI Cache Mode

The LSI53C875 supports the PCI specification for an 8-bit Cache Line Size register located in the PCI configuration space. The Cache Line Size register provides the ability to sense and react to nonaligned addresses corresponding to cache line boundaries. In conjunction with the Cache Line Size register, the PCI commands Read Line, Read Multiple, and Write and Invalidate are each software enabled or disabled to allow the user full flexibility in using these commands.

3.2.1 Support for PCI Cache Line Size Register

The LSI53C875 supports the PCI specification for an 8-bit Cache Line Size register in PCI configuration space. It can sense and react to nonaligned addresses corresponding to cache line boundaries.

3.2.2 Selection of Cache Line Size

The cache logic selects a cache line size based on the values for the burst size in the DMA Mode (DMODE) register, bit 2 in the Chip Test Five (CTEST5) register, and the PCI Cache Line Size register.

Note:

The LSI53C875 does not automatically use the value in the PCI Cache Line Size register as the cache line size value. The chip scales the value of the Cache Line Size register down to the nearest binary burst size allowed by the chip (2, 4, 8, 16, 32, 64, or 128), compares this value to the burst size defined by the values of the DMA Mode (DMODE) register and bit 2 of the Chip Test Five (CTEST5) register, then selects the smallest as the value for the cache line size. The LSI53C875 uses this value for all burst data transfers.

3.2.3 Alignment

The LSI53C875 uses the calculated line size value to monitor the current address for alignment to the cache line size. When it is not aligned, the chip attempts to align to the cache boundary by using a "smart aligning" scheme. This means that it attempts to use the largest burst size possible that is less than the cache line size, to reach the cache boundary quickly with no overflow. This process is a stepping mechanism that steps up to the highest possible burst size based on the current address.

The stepping process begins at a 4 Dword boundary. The LSI53C875 will first try to align to a 4 Dword boundary (0x00, 0x010, 0x020, etc.) by using single Dword transfers (no bursting). Once this boundary is reached the chip evaluates the current alignment to various burst sizes allowed, and selects the largest possible as the next burst size, while not exceeding the cache line size. The chip then issues this burst, and reevaluates the alignment to various burst sizes, again selecting the largest possible while not exceeding the cache line size, as the next burst size. This stepping process continues until the chip reaches the cache line size boundary or runs out of data. Once a cache line boundary is reached, the chip uses the cache line size as the burst size from then on, except in the case of multiples (explained below). The alignment process is finished at this point.

Example: Cache Line Size - 16, Current Address = 0x01 – The chip is not aligned to a 4 Dword cache boundary (the stepping threshold), so it issues four single Dword transfers (the first is a 3-byte transfer). At address 0x10, the chip is aligned to a 4 Dword boundary, but not aligned to any higher burst size boundaries that are less than the cache line size. So, the part issues a burst of 4. At this point, the address is 0x20, and the chip evaluates that it is aligned not only to a 4 Dword boundary, but also to an 8 Dword boundary. It selects the highest, 8, and bursts 8 Dwords. At this point, the address is 0x40, which is a cache line size boundary. Alignment stops, and the burst size from then on is switched to 16.

3.2.4 Memory Move Misalignment

The LSI53C875 does not operate in a cache alignment mode when a Memory Move instruction type is issued and the read and write addresses are different distances from the nearest cache line boundary. For example, if the read address is 0x21F and the write address is 0x42F, and the cache line size is 8, the addresses are byte aligned, but they are not the same distance from the nearest cache boundary. The read address is 1 byte from the cache boundary 0x220 and the write address is 17 bytes from the cache boundary 0x440. In this situation, the chip does not align to cache boundaries and operates as an LSI53C825.

3.2.5 Memory Write and Invalidate Command

The Memory Write and Invalidate command is identical to the Memory Write command, except that it additionally guarantees a minimum transfer of one complete cache line; that is to say, the master intends to write all bytes within the addressed cache line in a single PCI transaction unless interrupted by the target. This command requires implementation of the PCI Cache Line Size register at address 0x0C in PCI configuration space. The LSI53C875 enables Memory Write and Invalidate cycles when bit 0 in the Chip Test Three (CTEST3) register (WRIE) and bit 4 in the PCI Command register are set. When the following conditions are met, Memory Write and Invalidate commands are issued:

The CLSE bit (Cache Line Size Enable, bit 7, DMA Control (DCNTL) register), WRIE bit (Write and Invalidate Enable, bit 0, Chip Test Three (CTEST3) register), and PCI configuration Command register, bit 4 are set.

- The Cache Line Size register contains a legal burst size (2, 4, 8, 16, 32, 64, or 128) value and that value must be less than or equal to the DMA Mode (DMODE) burst size.
- The chip has enough bytes in the DMA FIFO to complete at least one full cache line burst.
- 4. The chip is aligned to a cache line boundary.

When these conditions are met, the LSI53C875 issues a Write and Invalidate command instead of a Memory Write command during all PCI write cycles.

Multiple Cache Line Transfers – The Write and Invalidate command can write multiple cache lines of data in a single bus ownership. The chip issues a burst transfer as soon as it reaches a cache line boundary. The size of the transfer is not automatically the cache line size, but rather a multiple of the cache line size specified in the Revision 2.1 of the PCI specification. The logic selects the largest multiple of the cache line size based on the amount of data to transfer, with the maximum allowable burst size being that determined from the DMA Mode (DMODE) burst size bits and Chip Test Five (CTEST5), bit 2. If multiple cache line size transfers are not desired, set the DMA Mode (DMODE) burst size to exactly the cache line size and the chip only issues single cache line transfers.

After each data transfer, the chip re-evaluates the burst size based on the amount of remaining data to transfer and again selects the highest possible multiple of the cache line size, no larger than the DMA Mode (DMODE) burst size. The most likely scenario of this scheme is that the chip selects the DMA Mode (DMODE) burst size after alignment, and issues bursts of this size. The burst size is, in effect, throttled down toward the end of a long Memory Move or Block Move transfer until only the cache line size burst size is left. The chip finishes the transfer with this burst size.

3.2.5.1 Latency

In accordance with the PCI specification, the latency timer is ignored when issuing a Write and Invalidate command such that when a latency time-out occurs, the LSI53C875 continues to transfer up to a cache line boundary. At that point, the chip relinquishes the bus, and finishes the

transfer at a later time using another bus ownership. If the chip is transferring multiple cache lines it continues to transfer until the next cache boundary is reached.

PCI Target Retry – During a Write and Invalidate transfer, if the target device issues a retry (STOP with no TRDY, indicating that no data was transferred), the chip relinquishes the bus and immediately tries to finish the transfer on another bus ownership. The chip issues another Write and Invalidate command on the next ownership, in accordance with the PCI specification.

PCI Target Disconnect – During a Write and Invalidate transfer, if the target device issues a disconnect the LSI53C875 relinquishes the bus and immediately tries to finish the transfer on another bus ownership. The chip does not issue another Write and Invalidate command on the next ownership unless the address is aligned.

3.2.6 Memory Read Line Command

This command is identical to the Memory Read command, except that it additionally indicates that the master intends to fetch a complete cache line. This command is intended for use with bulk sequential data transfers where the memory system and the requesting master might gain some performance advantage by reading up to a cache line boundary rather than a single memory cycle. The Read Line function in the LSI53C875 takes advantage of the PCI 2.1 specification regarding issuing this command. The functionality of the Enable Read Line bit (bit 3 in DMA Mode (DMODE)) has been modified to more resemble the Write and Invalidate mode in terms of conditions that must be met before a Read Line command is issued. However, the Read Line option operates exactly like the previous LSI53C8XX chips when cache mode has been disabled by a CLSE bit reset or when certain conditions exist in the chip (explained below).

The Read Line mode is enabled by setting bit 3 in the DMA Mode (DMODE) register. If cache mode is disabled, Read Line commands are issued on every read data transfer, except opcode fetches, as in previous LSI53C8XX chips.

If cache mode is enabled, a Read Line command is issued on all read cycles, except opcode fetches, when the following conditions are met:

- The CLSE (Cache Line Size Enable, bit 7, DMA Control (DCNTL) register) and ERL (Enable Read Line, bit 3, DMA Mode (DMODE) register) bit are set.
- 2. The Cache Line Size register must contain a legal burst size value (2, 4, 8, 16, 32, 64, or 128) and that value is less than or equal to the DMA Mode (DMODE) burst size.
- The number of bytes to be transferred at the time a cache boundary has been reached is equal to or greater than the DMA Mode (DMODE) burst size.
- 4. The chip is aligned to a cache line boundary.

When these conditions are met, the chip issues a Read Line command instead of a Memory Read during all PCI read cycles. Otherwise, it issues a normal Memory Read command.

3.2.7 Memory Read Multiple Command

This command is identical to the Memory Read command except that it additionally indicates that the master may intend to fetch more than one cache line before disconnecting. The LSI53C875 supports PCI Read Multiple functionality and issues Read Multiple commands on the PCI bus when the Read Multiple Mode is enabled. This mode is enabled by setting bit 2 (ERMP) of the DMA Mode (DMODE) register. If cache mode is enabled, a Read Multiple command is issued on all read cycles, except opcode fetches, when the following conditions are met:

- The CLSE bit (Cache Line Size Enable, bit 7, DMA Control (DCNTL) register) and the ERMP bit (Enable Read Multiple, bit 2, DMA Mode (DMODE) register) are set.
- The Cache Line Size register contains a legal burst size value (2, 4, 8, 16, 32, 64, or 128) and that value is less than or equal to the DMA Mode (DMODE) burst size.
- 3. The number of bytes to be transferred at the time a cache boundary is reached must be at least twice the full cache line size.
- 4. The chip is aligned to a cache line boundary.

When these conditions are met, the chip issues a Read Multiple command instead of a Memory Read during all PCI read cycles.

PCI Cache Mode 3-9

Burst Size Selection – The Read Multiple command reads in multiple cache lines of data in a single bus ownership. The number of cache lines to be read is a multiple of the cache line size specified in Revision 2.1 of the PCI specification. The logic selects the largest multiple of the cache line size based on the amount of data to transfer, with the maximum allowable burst size being determined from the DMA Mode (DMODE) burst size bits and Chip Test Five (CTEST5), bit 2.

Read Multiple with Read Line Enabled – When both the Read Multiple and Read Line modes are enabled, the Read Line command is not issued if the above conditions are met. Instead, a Read Multiple command is issued, even though the conditions for Read Line are met.

If the Read Multiple mode is enabled and the Read Line mode is disabled, Read Multiple commands are issued if the Read Multiple conditions are met.

Unsupported PCI Commands – The LSI53C875 does not respond to reserved commands, special cycle, dual address cycle, or interrupt acknowledge commands as a slave. It never generates these commands as a master.

3.3 Configuration Registers

The Configuration registers are accessible only by the system BIOS during PCI configuration cycles. The lower 128 bytes hold configuration data while the upper 128 bytes hold the LSI53C875 operating registers, which are described in Chapter 5, "SCSI Operating Registers." These registers are accessed by SCRIPTS or the host processor, if necessary.

Note: The configuration register descriptions provide general information only, to indicate which PCI configuration addresses are supported in the LSI53C875. For detailed information, refer to the PCI Specification.

Table 3.2 shows the PCI configuration registers implemented by the LSI53C875/875E.

All PCI-compliant devices, such as the LSI53C875, must support the Vendor ID, Device ID, Command, and Status registers. Support of other PCI-compliant registers is optional. In the LSI53C875, registers that are not supported are not writable and returns all zeros when read. Only those registers and bits that are currently supported by the LSI53C875 are described in this chapter. For more detailed information on PCI registers, please see the PCI Specification.

Table 3.2 PCI Configuration Register Map


31	16 15										
Devi	ce ID	Vend	or ID	0x00							
Sta	atus	Com	mand	0x04							
	Class Code		Revision ID	0x08							
Not Supported	Header Type	Latency Timer	Cache Line Size	0x0C							
	Base Addres	s Zero (I/O) ¹		0x10							
	Base Address (One (Memory) ²		0x14							
	Base Address Two (Memory) SCRIPTS RAM ³										
	Not Supported										
	Not Supported										
	Not Sup	oported		0x24							
	Rese	erved		0x28							
Subsysten	n ID (SSID)	Subsystem Ven	idor ID (SSVID)	0x2C							
	Expansion ROM	Base Address ⁴		0x30							
	Reserved		Capabilities Pointer	0x34							
	Rese	erved		0x38							
Max_Lat	Min_Gnt	Interrupt Pin	Interrupt Line	0x3C							
Power Manager	nent Capabilities	Next Item Pointer	Capability ID	0x40							
Data	Bridge Support Extensions (PMCSR_BSE)	Power Manageme	ent Control/Status	0x44							

- 1. I/O Base is supported.
- 2. Memory Base is supported.
- 3. This register powers up enabled and can be disabled by pull-down resistors on the MAD5 pin.
- 4. If expansion memory is enabled through pull-down resistors on the MAD[7:0] bus.

Note: Addresses 0x40–0x7F are not defined for the LSI53C875. Addresses 0x48–0x7F are not defined for the LSI53C875E. All unsupported registers are not writable and return all zeros when read. Reserved registers also return zeros when read.

Register: 0x00

Vendor ID Read Only




VID Vendor ID

[15:0]

This 16-bit register identifies the manufacturer of the device. The Vendor ID is 0x1000.

Register: 0x02

Device ID Read Only



DID Device ID

[15:0]

This 16-bit register identifies the particular device. The LSI53C875 Device ID is 0x000F.

Register: 0x04

Command Read/Write

15						9	8	7	6	5	4	3	2	1	0
			R				SE	R	EPER	R	WIE	R	EBM	EMS	EIS
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The Command register provides coarse control over a device's ability to generate and respond to PCI cycles. When a zero is written to this register, the LSI53C875 is logically disconnected from the PCI bus for all accesses except configuration accesses.

In the LSI53C875, bits 3, 5, 7, and 9 are not implemented. Bits 10 through 15 are reserved.

R Reserved [15:9]

SERR/ Enable

_

This bit enables the SERR/ driver. SERR/ is disabled when this bit is cleared. The default value of this bit is zero. This bit and bit 6 must be set to report address parity errors.

R Reserved

7

Enable Parity Error Response

6

This bit allows the LSI53C875 to detect parity errors on the PCI bus and report these errors to the system. Only data parity checking is enabled. The LSI53C875 always generates parity for the PCI bus.

R Reserved

5

WIE Write and Invalidate Mode

4

This bit allows the LSI53C875 to generate memory write and invalidate commands on the PCI bus. The WIE bit in the DMA Control (DCNTL) register must also be set for the device to generate Write and Invalidate commands. For more information on these conditions, refer to the section Section 3.2.5, "Memory Write and Invalidate Command." To enable Write and Invalidate Mode, set bit 0 in the Chip Test Three (CTEST3) register (operating register set).

R Reserved

3

EBM Enable Bus Mastering

2

This bit controls the ability of the LSI53C875 to act as a master on the PCI bus. A value of zero disables this device from generating PCI bus master accesses. A value of one allows the LSI53C875 to behave as a bus master. The LSI53C875 must be a bus master in order to fetch SCRIPTS instructions and transfer data.

EMS Enable Memory Space

1

This bit controls the ability of the LSI53C875 to respond to Memory Space accesses. A value of zero disables the device response. A value of one allows the LSI53C875 to respond to Memory Space accesses at the address specified by Base Address One (Memory).

This bit controls the LSI53C875 response to I/O space accesses. A value of zero disables the device response. A value of one allows the LSI53C875 to respond to I/O space accesses at the address specified in Base Address Zero (I/O).

Register: 0x06

Status Read/Write

15	14	13	12	11	10	9	8	7		5	4	3			0
DPE	SSE	RMA	RTA	R	DT[1:0]	DPR		R		NC		F	₹	
0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

The Status register records status information for PCI bus related events.

In the LSI53C875, bits 0 through 3 are reserved and bits 5, 6, 7, and 11 are not implemented by the LSI53C875.

Reads to this register behave normally. Writes are slightly different in that bits can be cleared, but not set. A bit is reset whenever the register is written, and the data in the corresponding bit location is a one. For instance, to clear bit 15 and not affect any other bits, write the value 0x8000 to the register.

DPE Detected Parity Error (from Slave) 15 This bit is set by the LSI53C875 whenever it detects a data parity error, even if parity error handling is disabled.

SSE Signaled System Error This bit is set whenever a device asserts the SERR/

signal.

RMA Master Abort (from Master) 13

A master device should set this bit whenever its transaction (except for Special Cycle) is terminated with Master Abort. All master devices should implement this bit.

RTA Received Target Abort (from Master) 12

A master device should set this bit whenever its transaction is terminated by target abort. All master devices should implement this bit.

R Reserved 11

DT[1:0] DEVSEL/Timing

[10:9]

These bits encode the timing of DEVSEL/. These are encoded as

0b00	fast	_
0b01	medium	
0b10	slow	
0b11	reserved	

These bits are read only and should indicate the slowest time that a device asserts DEVSEL/ for any bus command except Configuration Read and Configuration Write. The LSI53C875 supports a value of 0b01.

DPR Data Parity Reported

8

This bit is set when the following conditions are met:

- The bus agent asserted PERR/ itself or observed PERR/ asserted.
- The agent setting this bit acted as the bus master for the operation in which the error occurred.
- The Parity Error Response bit in the Command register is set.

R Reserved [7:5]

NC New Capabilities

This bit is set to indicate a list of extended capabilities such as PCI Power Management. This bit is read only.

R Reserved [3:0]

Register: 0x08

Revision ID Read Only

7														
			R	ID										
LSI53C875E														
0	0 1 0 0 1 1 0													
LSI53C875	LSI53C875													
0	0	0	0	0	1	0	0							


RID Revision ID

[7:0]

This register specifies device and revision identifiers. The value of the LSI53C875E is 0x26 and 0x0 for the LSI53C875.

Register: 0x09

Class Code Read Only



CC Class Code

[23:0]

This 24-bit register is used to identify the generic function of the device. The upper byte of this register is a base class code, the middle byte is a subclass code, and the lower byte identifies a specific register level programming interface. The value of this register is 0x010000, which indicates a SCSI controller.

Register: 0x0C Cache Line Size Read/Write

7							0
			CI	LS			
0	0	0	0	0	0	0	0

CLS Cache Line Size

[7:0]

This register specifies the system cache line size in units of 32-bit words. Cache mode is enabled and disabled by the Cache Line Size Enable (CLSE) bit, bit 7 in the DMA Control (DCNTL) register. Setting this bit causes the LSI53C875 to align to cache line boundaries before allowing any bursting, except during Memory Moves in which the read and write addresses are not aligned to a burst size boundary. For more information on this register, see the section Section 3.2.1, "Support for PCI Cache Line Size Register."

Register: 0x0D Latency Timer Read/Write

7							0
			Ľ	.T			
0	0	0	0	0	0	0	0

LT Latency Timer

[7:0]

The Latency Timer register specifies, in units of PCI bus clocks, the value of the Latency Timer for this PCI bus master. The LSI53C875 supports this timer. All eight bits are writable, allowing latency values of 0–255 PCI clocks. Use the following equation to calculate an optimum latency value for the LSI53C875:

Latency = 2 + (Burst Size x (typical wait states +1))

Values greater than optimum are also acceptable.

Register: 0x0E Header Type Read Only

7							0
			Н	IT			
0	0	0	0	0	0	0	0

HT Header Type

[7:0]

This register identifies the layout of bytes 0x10 through 0x3F in configuration space and also whether or not the device contains multiple functions. The value of this register is 0x00.

Register: 0x10

Base Address Zero (I/O)

Read/Write



BAR0

Base Address Register Zero (I/O)

[31:0]

This 32-bit register has bit zero hardwired to one. Bit 1 is reserved and must return a zero on all reads, and the other bits are used to map the device into I/O space.

Register: 0x14

Base Address One (Memory)

Read/Write



BAR1 Base Address Register One

[31:0]

This register has bit 0 hardwired to zero. For detailed information on the operation of this register, refer to the PCI Specification.

Register: 0x18

RAM Base Address Two (Memory) SCRIPTS RAM

Read/Write

	31																															0	
ſ																BA	R2																
	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	0	

BAR2 Base Address Register Two

[31:0]

This register holds the memory base address of the 4 Kbyte internal RAM. Read this register through the Scratch Register B (SCRATCHB) register in the operating register set when bit 3 of the Chip Test Two (CTEST2) register is set.

Register: 0x2C

Subsystem Vendor ID (SSVID)

Read Only

15															0
							SS	VID							
LSI53	LSI53C875E														
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
LSI53	LSI53C875														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

SSVID Subsystem Vendor ID

[15:0]

This register supports subsystem identification, which has a default value of 0x0000 in the LSI53C875 and 0x1000 in the LSI53C875E (see Section 4.1, "MAD Bus Programming"). To write to this register, connect a 4.7 k Ω resistor between the MAD[6] pin and V_{ss} and leave the MAD[4] pin unconnected. The MAD[6] and MAD[4] pins have internal pull-up resistors and are sensed shortly after the deassertion of chip reset. In revisions before Revision G of the LSI53C875, the MAD[6] and MAD[4] pins do not support the SSID and SSVID configurations, and only values of 0x0000 can be found in the Subsystem Data register.

Register: 0x2E Subsystem ID (SSID)

Read Only

15															0
							SS	SID							
LSI53	LSI53C875E														
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
LSI53	LSI53C875														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

SSID Subsystem ID

[15:0]

This register supports subsystem identification, which has a default value of 0x0000 in the LSI53C875 and 0x1000 in the LSI53C875E (see Section 4.1, "MAD Bus Programming"). To write to this register, connect a 4.7 k Ω resistor between the MAD[6] pin and V_{ss} and leave the MAD[4] pin unconnected. The MAD[6] and MAD[4] pins have internal pull-up resistors and are sensed shortly after the deassertion of chip reset. In revisions before Revision G of the LSI53C875, the MAD[6] and MAD[4] pins do not support the SSID and SSVID configurations, and only values of 0x0000 can be found in the Subsystem Data register.

Register: 0x30

Expansion ROM Base Address

Read/Write



ERBA Expansion ROM Base Address

[31:0]


This four-byte register handles the base address and size information for expansion ROM. It functions exactly like the Base Address Zero (I/O) and Base Address One (Memory) registers, except that the encoding of the bits is different. The upper 21 bits correspond to the upper 21 bits of the expansion ROM base address.

The Expansion ROM Enable bit, bit 0, is the only bit defined in this register. This bit is used to control whether or not the device accepts accesses to its expansion ROM. When the bit is set, address decoding is enabled, and a device can be used with or without an expansion ROM depending on the system configuration. To access the external memory interface, also set the Memory Space bit in the Command register.

The host system detects the size of the external memory by first writing the Expansion ROM Base Address register with all ones and then reading back the register. The LSI53C875 responds with zeros in all don't care locations. The ones in the remaining bits represent the binary version of the external memory size. For example, to indicate an external memory size of 32 Kbytes, this register, when written with ones and read back, returns ones in the upper 17 bits.

Register: 0x34
Capabilities Pointer

Read Only



CP Capabilities Pointer

[7:0]

This register provides an offset into the function's PCI Configuration Space for the location of the first item in the capabilities linked list. Only the LSI53C875E sets this register to 0x40. The capability pointer replaces the General Purpose Pin Control (GPCNTL) register in earlier revisions of the LSI53C875.

Register: 0x3C Interrupt Line Read/Write

7							0
			I	L			
0	0	0	0	0	0	0	0

IL Interrupt Line

[7:0]

This register is used to communicate interrupt line routing information. POST software writes the routing information into this register as it configures the system. The value in this register tells which input of the system interrupt controller(s) the device's interrupt pin is connected to. Values in this register are specified by system architecture.

Register: 0x3D Interrupt Pin Read Only

7							0
IP							
0	0	0	0	0	0	0	1

IP Interrupt Pin

[7:0]

This register tells which interrupt pin the device uses. Its value is set to 0x01, for the INTA/ signal.

Register: 0x3E

Min_Gnt Read Only


7							0	
	MG							
0	0	0	1	0	0	0	1	

MG Min_Gnt [7:0]

This register is used to specify the desired settings for latency timer values. Min_Gnt is used to specify how long a burst period the device needs. The value specified in these registers is in units of 0.25 microseconds. The LSI53C875 sets this register to 0x11.

Register: 0x3F

Max_Lat Read Only



ML Max_Lat [7:0]

This register is used to specify the desired settings for latency timer values. Max_Lat is used to specify how often the device needs to gain access to the PCI bus. The value specified in this register is in units of 0.25 microseconds. Values of zero indicate that the device has no major requirements for the settings of latency timers. The LSI53C875 sets this register to 0x40.

Register: 0x40
Capability ID
Read Only

7							0		
	CID								
0	0	0	0	0	0	0	1		

CID Cap_ID [7:0]

This register indicates the type of data structure currently being used. It is set to 0x01, indicating the Power Management Data Structure. Only the LSI53C875E sets this register to 0x01.

Register: 0x41
Next Item Pointer

Read Only

	7							0	
Γ	NIP								
	0	0	0	0	0	0	0	0	

NIP Next_Item_Ptr [7:0]

Bits [7:0] contain the offset location of the next item in the controller capabilities list. The default value for this register is 0x00, indicating that power management is the last capability in the linked list of extended capabilities. This register applies to the LSI53C875E only.

Register: 0x42

Power Management Capabilities

Read Only

15				11	10	9	8		6	5	4	3	2		0
	РМ	ES[4:0]		D2S	D1S		R		DSI	APS	PMEC	V	ER[2:0	0]
0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

This register applies to the LSI53C875E only and indicates the power management capabilities.

PMES	PME Support	[15:11]

This field is always set to 00000b because the LSI53C875E does not provide a PME signal.

D2S D2 Support 10

This device does not support the D2 power management state, and this bit is set to zero.

D1S D1 Support 9

This device does not support the D1 power management state, and this bit is set to zero.

R Reserved [8:6]

DSI Device Specific Initialization

This bit is set to 0 to indicate that the device requires no special initialization before the generic class device driver is able to use it.

5

4

APS Auxiliary Power Source

Because the device does not provide a PME signal, this bit always returns a 0. This indicates that no auxiliary power source is required to support the PME signal in the D3cold power management state.

PMEC PME Clock 3

This bit always returns a zero value because the devices do not provide a PME signal.

VER Version [2:0]

This field is set to 001b to indicate that the device complies with Revision 1.0 of the PCI Power Management Interface Specification.

Register: 0x44

Power Management Control/Status

Read/Write

15	14	13	12			9	8	7					2	1	0
PST	DS	CL		D	SLT		PEN				R			PV	vs
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register applies to the LSI53C875E only and indicates the power management control and status descriptions.

PST PME Status

The device always returns a zero for this bit, indicating that PME signal generation is not supported from D3cold.

DSCL Data Scale

[14:13]

15

This device does not support the Data register. Therefore, this field is always set to 00b.

DSLT Data Select

[12:9]

This device does not support the Data register. Therefore, this field is always set to 0000b.

PEN PME Enable

8

This device always returns a zero for this bit to indicate that PME assertion is disabled.

R Reserved

[7:2]

PWS Power State

[1:0]

This two bit field determines the current power state for the function and is used to set the function to a new power state. The definition of the field values are:

0b00	D0
0b01	Reserved
0b10	Reserved
0b11	D3 hot

Register: 0x46

Bridge Support Extensions (PMCSR_BSE)

Read Only

7							0		
	BSE								
0	0	0	0	0	0	0	0		

BSE Bridge Support Extensions

[7:0]

This register applies to the LSI53C875E only and can support PCI bridge specific functionality, if required. The default value always returns 0x00.

Register: 0x47

Data

Read Only

7							0		
	DATA								
0	0	0	0	0	0	0	0		


DATA Data [7:0]

This register applies to the LSI53C875E only and provides an optional mechanism for the function to report state dependent operating data. The LSI53C875E returns 0x00 as the default value.

Chapter 4 Signal Descriptions


This chapter presents the LSI53C875 pin configuration and signal definitions using tables and illustrations. Figure 4.1 through Figure 4.4 are the pin diagrams for all versions of the LSI53C875 and Figure 4.5 is the functional signal grouping. The pin definitions are presented in Table 4.1 through Table 4.12. The LSI53C875 is a pin-for-pin replacement for the LSI53C825.

Figure 4.1 LSI53C875 Pin Diagram




Note: The decoupling capacitor arrangement shown above is recommended to maximize the benefits of the internal split ground system. Capacitor values between 0.01 and 0.1 μ F should provide adequate noise isolation. Because of the number of high current drivers on the LSI53C875, a multilayer PC board with power and ground planes is required.

Figure 4.2 LSI53C875J Pin Diagram



Note: The decoupling capacitor arrangement shown above is recommended to maximize the benefits of the internal split ground system. Capacitor values between 0.01 and 0.1 μ F should provide adequate noise isolation. Because of the number of high current drivers on the LSI53C875, a multilayer PC board with power and ground planes is required.

Figure 4.3 LSI53C875N Pin Diagram



Note: The decoupling capacitor arrangement shown in Figures 4.1 and 4.2 is recommended to maximize the benefits of the internal split ground system. Capacitor values between 0.01 and 0.1 μF should provide adequate noise isolation. Because of the number of high current drivers on the LSI53C875, a multilayer PC board with power and ground planes is required.

Figure 4.4 LSI53C875JB Pin Diagram (Top View)

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13
C_BE3/	AD24	AD27	AD29	VDD-C	CLK	MCE/	MAS0/	VSS	TCK	SDIR2	SDIR5	SDIR6
B1	B2	В3	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13
IDSEL	NC	VSS	AD28	AD31	RST/	MDE/	MAS1/	SDIR14	VDD	VSS	NC	SDIR7
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13
AD21	AD23	VSS	AD26	AD30	VSS-C	MWE/	SDIR12	SDIR15	SDIR1	SDIR4	VDD-S	SD13/
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13
VSS	VDD-1	AD20	AD25	VDD-1	GNT/	TDI	SDIR13	SDIR0	SDIRP0	SD12	VSS-S	SD15/
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11	E12	E13
AD16	AD17	AD18	AD19	AD22	REQ/	SERR/	VDD	SDIR3	SD14/	SD0/	SD1/	VSS-S
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13
IRDY/	FRAME/	C_BE2/	VSS	VSS	VSS	NC	SDP1/	SD2/	SD3/	SD4/	VSS-S	SD5/
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10	G11	G12	G13
VDD	DEVSEL/	TRDY/	STOP/	VSS	NC	NC	NC	SD6/	SD7/	VSS-S	SATN/	SDP0/
H1	H2	НЗ	H4	H5	H5	H7	H8	H9	H10	H11	H12	H13
PAR	PERR/	C-BE1/	VSS	AD15	AD12	NC	DIFFSENS	SBSY/	SSEL/	SMSG/	SRST/	SACK/
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12	J13
AD14	AD13	VSS	AD10	VDD-1	TD0	VDD	GPIO_ MAS2/	SD11/	SD8/	SREQ/	SC_D/	VSS-S
K1	K2	КЗ	K4	K5	K6	K7	K8	K9	K10	K11	K12	K13
VDD-1	AD11	VSS	C_BE0/	AD1	GPIO1_ MASTER/	MAD4	MAD0	IGS	VSS	SD9/	VSS-S	SI_0/
L1	L2	L3	L4	L5	L6	L7	L8	L9	L10	L11	L12	L13
AD9	AD8	AD4	AD2	VDD-C	VSS-C	MAD7	MAD1	GPIO4	RSTDIR	VDD-S	SDIR8	SD10/
M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	M11	M12	M13
AD7	NC	AD5	VSS	IRQ/	SCLK	MAD6	MAD3	GPIO3	VDD	BSYDIR	NC	SDIR9
N1	N2	N3	N4	N5	N6	N7	N8	N9	N10	N11	N12	N13
AD6	VSS	AD3	AD0	GPIO_ FETCH/	TMS	MAD5	MAD2	VSS	TGS	SELDIR	SDIR11	SDIR10

Note: Pins F7, G6, G7, G8, and H7 are connected to the die pad.

The PCI/SCSI pin definitions are organized into the following functional groups: System, Address/Data, Interface Control, Arbitration, Error Reporting, SCSI, and Optional Interface. A slash (/) at the end of the signal name indicates that the active state occurs when the signal is at a LOW voltage. When the slash is absent, the signal is active at a HIGH voltage.

There are four signal type definitions:

- I Input, a standard input-only signal.
- Output, a standard output driver (typically a Totem Pole Output).
- **T/S** 3-state, a bidirectional, 3-state input/output signal.
- **S/T/S** Sustained 3-state, an active LOW 3-state signal owned and driven by one and only one agent at a time.

Table 4.1 describes the LSI53C875, LSI53C875J, LSI53C875E, and LSI53C875JE Power and Ground Signals group.

Table 4.1 LSI53C875, LSI53C875J, LSI53C875E, and LSI53C875JE Power and Ground Signals

Name	Pin No.	Description
V _{SS}	4, 10, 14, 18, 23, 27, 31, 37, 42, 48, 69, 79, 123, 133, 152, 158	Ground to the PCI I/O pins.
V _{DD}	63, 74, 84, 118, 128, 138	Power supplies to the Standard I/O pins.
V _{DD-I} ¹	8, 21, 33, 45, 155	V _{DD} pad for PCI I/O pins.
V _{SS} -S	88, 93, 99, 104, 109, 114	Ground to the SCSI bus I/O pins.
V _{SS} -C	55, 146	Ground to the internal logic core.
V _{DD} -C	51, 149	Power supplies to the internal logic core.

^{1.} These pins can accept a $\rm V_{DD}$ source of 3.3 V or 5 V. All other $\rm V_{DD}$ pins must be supplied 5 V.

Table 4.2 describes the LSI53C875N Power and Ground Signals group.

Table 4.2 LSI53C875N Power and Ground Signals

Name	Pin No.	Description
V _{SS}	10, 16, 20, 24, 29, 33, 38, 44, 59, 65, 88, 98, 164, 175, 196, 202	Ground to the PCI I/O pins.
V _{DD}	82, 93, 148, 169, 180	Power supplies to the Standard I/O pins.
V _{DD-I} ¹	14, 27, 62, 199	V _{DD} pad for PCI I/O pins.
V _{SS} -S	118, 123, 129, 134, 139, 144	Ground to the SCSI bus I/O pins.
V _{SS} -C	72, 189	Ground to the internal logic core.
V _{DD} -C	68, 192	Power supplies to the internal logic core.

^{1.} These pins can accept a $\rm V_{DD}$ source of 3.3 V or 5 V. All other $\rm V_{DD}$ pins must be supplied 5 V.

Table 4.3 describes the LSI53C875JB and LSI53C875JBE Power and Ground Signals group.

Table 4.3 LSI53C875JB and LSI53C875JBE Power and Ground Signals

Name	Pin No.	Description
V _{SS}	A9, B3, B11, C3, D1, F4, F5, F6, G5, H4, J3, K3, K10, M4, N2, N9	Ground to the PCI I/O pins.
V _{DD}	B10, E8, J7, M10	Power supplies to the Standard I/O pins.
V _{DD-I} ¹	D2, D5, G1, J5, K1	V _{DD} pad for PCI I/O pins.
V _{SS} -S	C12, L11	Ground to the SCSI bus I/O pins.
V _{SS} -C	L6, C6	Ground to the internal logic core.
V _{DD} -C	A5, L5	Power supplies to the internal logic core.

^{1.} These pins can accept a $V_{\rm DD}$ source of 3.3 V or 5 V. All other $V_{\rm DD}$ pins must be supplied 5 V.




Figure 4.5 LSI53C875 Functional Signal Grouping

Table 4.4 describes the System Signals group.

Table 4.4 System Signals

Name	Pin No. LSI53C875, LSI53C875J, LSI53C875N, LSI53C875JB	Туре	Description
CLK	145/188/A6	I	Clock provides timing for all transactions on the PCI bus and is an input to every PCI device. All other PCI signals are sampled on the rising edge of CLK, and other timing parameters are defined with respect to this edge. Clock can optionally serve as the SCSI core clock, but this may effect the fast SCSI transfer rates.
RST/	144/187/B6	I	Reset forces the PCI sequencer of each device to a known state. All T/S and S/T/S signals are forced to a high impedance state, and all internal logic is reset. The RST/ input is synchronized internally to the rising edge of CLK. The CLK input must be active while RST/ is active to properly reset the device.

Table 4.5 describes the Address and Data Signals group.

Table 4.5 Address and Data Signals

Name	Pin No.	Туре	Description
AD[31:0]	LSI53C875 LSI53C875J: 150, 151, 153, 154, 156, 157, 159, 160, 3, 5, 6, 7, 9, 11, 12, 13, 28, 29, 30, 32, 34, 35, 36, 38, 40, 41, 43, 44, 46, 47, 49, 50	T/S	Physical longword Address and Data are multiplexed on the same PCI pins. During the first clock of a transaction, AD[31:0] contain a physical address. During subsequent clocks, AD[31:0] contain data. A bus transaction consists of an address phase, followed by one or more data phases. PCI supports both read and write bursts. AD[7:0] define the least significant byte, and AD[31:24] define the most significant byte.
	LSI53C875N: 194, 195, 197, 198, 200, 201, 203, 204, 9, 11, 12, 13, 15, 17, 18, 19, 35, 36, 37, 39, 41, 42, 43, 45, 48, 58, 60, 61, 63, 64, 66, 67		
	LSI53C875JB: B5, C5, A4, B4, A3, C4, D4, A2, C2, E5, C1, D3, E4, E3, E2, E1, H5, J1, J2, H6, K2, J4, L1, L2, M1, N1, M3, L3, N3, L4, K5, N4		
C_BE[3:0]/	LSI53C875 LSI53C875J: 1, 15, 26, 39 LSI53C875N: 6, 21, 32, 46 LSI53C875JB: A1,F3, H3, K4	T/S	Bus Command and Byte Enables are multiplexed on the same PCI pins. During the address phase of a transaction, C_BE[3:0]/ define the bus command. During the data phase, C_BE[3:0]/ are used as byte enables. The byte enables determine which byte lanes carry meaningful data. C_BE[0]/ applies to byte 0, and C_BE[3]/ to byte 3.

Table 4.5 Address and Data Signals (Cont.)

Name	Pin No.	Туре	Description
PAR	LSI53C875, LSI53C875J: 25 LSI53C875N: 31 LSI53C875JB: H1	T/S	Parity is the even parity bit that protects the AD[31:0] and C_BE[3:0]/ lines. During address phase, both the address and command bits are covered. During data phase, both data and byte enables are covered.
BYTEPAR[3:0] (LSI53C875N only)	193, 8, 34, 47	T/S	When the PCI Byte Parity pins are enabled, the LSI53C875N checks each byte of incoming data on the PCI bus against its corresponding parity line, in addition to the normal parity checking against the PCI PAR signal. This extra parity checking/generation is always enabled for the LSI53C875N. Is not register selectable. A parity error on any Byte Parity pin for PCI master read or slave write operation causes a fatal DMA interrupt and SCRIPTS stops running. Mask this interrupt with the Extended Byte Parity Enable bit, bit 1 of the DMA Interrupt Enable (DIEN) register.

Table 4.6 describes the Interface Control Signals group.

Table 4.6 Interface Control Signals

Name	Pin No. LSI53C875, LSI53C875J, LSI53C875N, LSI53C875JB	Туре	Description
FRAME/	16/22/F2	S/T/S	Cycle Frame is driven by the current master to indicate the beginning and duration of an access. FRAME/ is asserted to indicate a bus transaction is beginning. While FRAME/ is asserted, data transfers continue. When FRAME/ is deasserted, the transaction is in the final data phase or the bus is idle.
TRDY/	19/25/G3	S/T/S	Target Ready indicates the target agent's (selected device's) ability to complete the current data phase of the transaction. TRDY/ is used with IRDY/. A data phase is completed on any clock when both TRDY/ and IRDY/ are sampled asserted. During a read, TRDY/ indicates that valid data is present on AD[31:0]. During a write, it indicates the target is prepared to accept data. Wait cycles are inserted until both IRDY/ and TRDY/ are asserted together.

Table 4.6 Interface Control Signals (Cont.)

Name	Pin No. LSI53C875, LSI53C875J, LSI53C875N, LSI53C875JB	Туре	Description
IRDY/	17/23/F1	S/T/S	Initiator Ready indicates the initiating agent's (bus master's) ability to complete the current data phase of the transaction. IRDY/ is used with TRDY/. A data phase is completed on any clock when both IRDY/ and TRDY/ are sampled asserted. During a write, IRDY/ indicates that valid data is present on AD[31:0]. During a read, it indicates that the master is prepared to accept data. Wait cycles are inserted until both IRDY/ and TRDY/ are asserted together.
STOP/	22/28/G4	S/T/S	Stop indicates that the selected target is requesting the master to stop the current transaction.
DEVSEL/	20/26/G2	S/T/S	Device Select indicates that the driving device has decoded its address as the target of the current access. As an input, it indicates to a master whether any device on the bus has been selected.
IDSEL	2/7/B1	I	Initialization Device Select is used as a chip select in place of the upper 24 address lines during configuration read and write transactions.

Table 4.7 describes the Arbitration Signals group.

Table 4.7 Arbitration Signals

Name	Pin No. LSI53C875, LSI53C875J, LSI53C875N, LSI53C875JB	Туре	Description
REQ/	148/191/E6	0	Request indicates to the system arbiter that this agent desires use of the PCI bus. This is a point-to-point signal. Every master has its own REQ/ signal.
GNT/	147/190/D6	I	Grant indicates to the agent that access to the PCI bus has been granted. This is a point-to-point signal. Every master has its own GNT/ signal.

Table 4.8 describes the Error Reporting Signals group.

Table 4.8 Error Reporting Signals

Name	Pin No. LSI53C875, LSI53C875J, LSI53C875N, LSI53C875JB	Туре	Description
PERR/	24/30/H2	S/T/S	Parity Error may be pulsed active by an agent that detects a data parity error. PERR/ can be used by any agent to signal data corruptions.
SERR/	143/186/E7	0	System Error is an open drain output used to report address parity errors. On detection of a PERR/ pulse, the central resource generates a nonmaskable interrupt to the host CPU, which often implies the system is unable to continue operation once error processing completes.

Table 4.9 describes the SCSI Signals group.

Table 4.9 SCSI Signals

Name	Pin No. LSI53C875, LSI53C875J, LSI53C875N, LSI53C875JB	Туре	Description
SCLK	56/73/M6	I	SCSI Clock is used to derive all SCSI-related timings. The speed of this clock is determined by the application's requirements. In some applications SCLK may be sourced internally from the PCI bus clock (CLK). If SCLK is internally sourced, then the SCLK pin should be tied LOW.
SD[15:0]/, SDP[1:0]/	LSI53C875, LSI53C875J: 113, 115, 116, 117, 85, 86, 87, 89, 102, 103, 105, 106, 107, 108, 110, 111, 112, 101 LSI53C875N: 143, 145, 146, 147, 115, 116, 117, 119, 132, 133, 135, 136, 137, 138, 140, 141, 142, 131 LSI53C875JB: D13, E10, C13, D11, J9, L13 K11, J10, G10, G9, F13, F11, F10, F9, E12, E11, F8, G13	I/O	SCSI Data includes the following data lines and parity signals: SD[15:0]/ (16-bit SCSI data bus), and SDP[1:0]/ (SCSI data parity bits).

Table 4.9 SCSI Signals (Cont.)

Name	Pin No. LSI53C875, LSI53C875J, LSI53C875N, LSI53C875JB	Туре	Description
SCTRL/	LSI53C875, LSI53C875J: 92, 90, 95, 91, 97, 98, 100, 96, 94 LSI53C875N: 122, 120, 125, 121, 127, 128, 130, 126, 124 LSI53C875JB: J12, K13, H11, J11, H13, H9, G12, H12, H10	I/O	SCSI Control includes the following signals: SC_D/ SCSI phase line, command/data SI_O/ SCSI phase line, input/output SMSG/ SCSI phase line, message SREQ/ Data handshake signal from target device SACK/ Data handshake signal from initiator device SBSY/ SCSI bus arbitration signal, busy SATN/ SCSI Attention, the initiator is requesting a message out phase SRST/ SCSI bus reset SSEL/ SCSI bus arbitration signal, select device
SDIR[15:0]	LSI53C875, LSI53C875J: 131, 132, 134, 135, 80, 81, 82, 83, 120, 121, 122, 124, 125, 126, 127, 129 LSI53C875N: 173, 174, 176, 177, 99, 111, 112, 113, 150, 162, 163, 165, 166, 167, 168, 170 LSI53C875JB: C9, B9, D8, C8, N12, N13, M13, L12, B13, A13, A12, C11, E9, A11, C10, D9	0	Driver direction control for SCSI data lines.

Table 4.9 SCSI Signals (Cont.)

Name	Pin No. LSI53C875, LSI53C875J, LSI53C875N, LSI53C875JB	Туре	Description	
SDIRP[1:0] (SDIPR1 is not available on LSI53C875J, LSI53C875JB)	130, 119; NA, 119/171, 149/NA, D10	0	Driver direction control for SCSI parity signals. In the LSI53C875J and LSI53C875JB, this pin is replaced by the TCK JTAG signal. If the device is used in a wide differential system, use the SDIRP0 pin to control the direction of the differential transceiver for both the SP0 and SP1 signals. The SDIRP0 signal is capable of driving both direction inputs from a transceiver.	
SELDIR	76/95/N11	0	Driver Enable Control for SCSI SEL/ signal.	
RSTDIR	77/96/L10	0	Driver Enable Control for SCSI RST/ signal.	
BSYDIR	78/97/M11	0	Driver Enable Control for SCSI BSY/ signal.	
IGS	75/94/K9	0	Direction Control for initiator driver group.	
TGS	73/92/N10	0	Direction Control for target driver group.	

Table 4.10 describes the Additional Interface Signals group.

Table 4.10 Additional Interface Signals

Name	Pin No. LSI53C875, LSI53C875J, LSI53C875N, LSI53C875JB	Туре	Description	
TESTIN (Not available on LSI53C875J, LSI53C875JB)	57, NA/74/NA	ı	Test In. When this pin is driven LOW, the LSI53C875 connects all inputs and outputs to an "AND tree." The SCSI control signals and data lines are not connected to the "AND tree." The output of the "AND tree" is connected to the Test Out pin. This allows manufacturers to verify chip connectivity and determine exactly which pins are not properly attached. When the TESTIN pin is driven LOW, internal pull-ups are enabled on all input, output, and bidirectional pins, all outputs and bidirectional signals will be 3-stated, and the MAC/_TESTOUT pin will be enabled. Connectivity can be tested by driving one of the LSI53C875 pins LOW. The MAC/_TESTOUT pin should respond by also driving LOW.	
GPIO0_ FETCH/	53/70/N5	I/O	General Purpose I/O pin. Optionally, when driven LOW, this pin indicates that the next bus request will be for an opcode fetch. This pin powers up as a general purpose input. This pin has two specific purposes in the LSI Logic SDMS software. SDMS software uses it to toggle SCSI device LEDs, turning on the LED whenever the LSI53C875 is on the SCSI bus. SDMS software drives this pin LOW to turn on the LED, or drives it HIGH to turn off the LED. This signal can also be used as data I/O for serial EEPROM access. In this case it is used with the GPIOO pin, which serves as a clock, and the pin can be controlled from PCI configuration register 0x35 or observed from the General Purpose (GPREG) operating register, at address 0x07.	
GPIO1_ MASTER/	54/71/K6	I/O	General Purpose I/O pin. Optionally, when driven LOW, indicates that the LSI53C875 is bus master. This pin powers up as a general purpose input. LSI Logic SDMS software supports use of this signal in serial EEPROM applications, when enabled, in combination with the GPIO0 pin. When this signal is used as a clock for serial EEPROM access, the GPIO1 pin serves as data, and the pin is controlled from PCI configuration register 0x35.	

Table 4.10 Additional Interface Signals (Cont.)

Name	Pin No. LSI53C875, LSI53C875J, LSI53C875N, LSI53C875JB	Туре	Description	
GPIO[4:3]	71, 70/90, 89/L9, M9	I/O	General Purpose I/O pins. GPIO4 powers up as an output It can be used as the enable line for V _{PP} the 12 V powe supply to the external Flash memory interface. GPIO3 powers up as an input. LSI Logic SDMS software uses GPIO3 to detect a differential board. If the pin is pulled LOW externally, the board is configured by SDMS software as a differential board. If it is pulled HIGH or left floating, SDMS software configures it as an SE board. The LSI Logic PCI to SCS host adapters use the GPIO4 pin in the process of flashing a new SDMS software ROM.	
DIFFSENS	72/91/H8	I	The Differential Sense pin detects the presence of an SE device on a differential system. When external differential transceivers are used and a zero is detected on this pin, all chip SCSI outputs will be 3-stated to avoid damage to the transceivers. This pin should be tied HIGH during SE operation. The normal value of this pin is 1.	
MAC/_ TESTOUT (Not available on LSI53C875, LSI53C875JB)	58, NA/76/NA	T/S	Memory Access Control. This pin can be programmed to indicate local or system memory accesses (non-PCI applications). It is also used to test the connectivity of the LSI53C875 signals using an "AND tree" scheme. The MAC/_TESTOUT pin is only driven as the Test Out function when the TESTIN/ pin is driven LOW.	
IRQ/	52/69/M5	0	Interrupt. This signal, when asserted LOW, indicates that an interrupting condition has occurred and that service is required from the host CPU. The output drive of this pin is programmed as either open drain with an internal weak pull-up or, optionally, as a totem pole driver. Refer to the description of DMA Control (DCNTL) register, bit 3, for additional information.	

Table 4.10 Additional Interface Signals (Cont.)

Name	Pin No. LSI53C875, LSI53C875J, LSI53C875N, LSI53C875JB	Туре	Description
BIG_LIT/ (Not available on LSI53C875J, LSI53C875JB)	142, NA/184/NA	1	Big_Little Endian Select. When this pin is driven LOW, the LSI53C875 routes the first byte of an aligned SCSI to PCI transfer to byte lane zero of the PCI bus and subsequent bytes received are routed to ascending lanes. An aligned PCI to SCSI transfer routes PCI byte lane zero onto the SCSI bus first, and transfers ascending byte lanes in order. When this pin is driven HIGH, the LSI53C875 routes the first byte of an aligned SCSI-to-PCI transfer to byte lane three of the PCI bus and subsequent bytes received are routed to descending lanes. An aligned PCI-to-SCSI transfer routes PCI byte lane three onto the SCSI bus first and transfers descending byte lanes in order. This mode of operation also applies to the external memory interface. When this pin is driven in little endian mode and the chip is performing a read from external memory, the byte of data accessed at location 0x00000 is routed to PCI byte lane zero and the data accessed at location 0x00003 is routed to PCI byte lane three. When the chip is performing a write to Flash memory, PCI byte lane zero is routed to location 0x00000 and ascending byte lanes are routed to subsequent memory locations. When this pin is driven in big endian mode and the chip is performing a read from external memory, the byte of data accessed at location 0x00000 is routed to PCI byte lane three and the data accessed at location 0x00000 is routed to PCI byte lane three and the data accessed at location 0x00003 is routed to byte lane zero. When the chip is performing a write to Flash memory, PCI byte lane three is routed to location 0x00000 and descending byte lanes are routed to subsequent memory locations.

Table 4.11 describes the External Memory Interface Signals group.

Table 4.11 External Memory Interface Signals

Name	Pin No. LSI53C875, LSI53C875J, LSI53C875N, LSI53C875JB	Туре	Description
MASO/	137/179/A8	0	Memory Address Strobe 0 . This pin is used to latch in the least significant address byte of an external EPROM or Flash memory. Since the LSI53C875 moves addresses eight bits at a time, this pin connects to the clock of an external bank of flip-flops which are used to assemble up to a 20-bit address for the external memory.
MAS1/	136/178/B8	0	Memory Address Strobe 1. This pin is used to latch in the address byte corresponding to address bits [15:8] of an external EPROM or Flash memory. Since the LSI53C875A moves addresses eight bits at a time, this pin connects to the clock of an external bank of flip-flops which assemble up to a 20-bit address for the external memory.
MAD[7:0]	LSI53C875, LSI53C875E, LSI53C875J, LSI53C875JE: 59, 60, 61, 62, 64, 65, 66, 67 59, 60, 61, 62, 64, 65, 66, 67 LSI53C875N: 78, 79, 80, 81, 83, 84, 85, 86 LSI53C875JB, LSI53C875JB E: L7, M7, N7, K7, M8, N8, L8, K8	I/O	Memory Address/Data Bus. This bus is used in conjunction with the memory address strobe pins and external address latches to assemble up to a 20-bit address for an external EPROM or Flash memory. This bus will put out the most significant byte first and finish with the least significant bits. It is also used to write data to a Flash memory or read data into the chip from external EPROM/Flash memory. See Section 4.1, "MAD Bus Programming," for more details.
MWE/	139/181/C7	0	Memory Write Enable . This pin is used as a write enable signal to an external Flash memory.
MOE/	140/182/B7	0	Memory Output Enable . This pin is used as an output enable signal to an external EPROM or Flash memory during read operations.
MCE/	141/183/A7	0	Memory Chip Enable . This pin is used as a chip enable signal to an external EPROM or Flash memory device.

Table 4.11 External Memory Interface Signals (Cont.)

Name	Pin No. LSI53C875, LSI53C875J, LSI53C875N, LSI53C875JB	Туре	Description	
GPIO2_ MAS2/	68 /87/J8	I/O	General Purpose I/O pin. Optionally, this pin is used as a Memory Address Strobe 2 if an external memory with more than 16 bits of addressing is specified by the pull-down resistors at power-up and bit 0 in the Expansion ROM Base Address register is set.	

Table 4.12 describes the JTAG Signals group for the LSI53C875J, LSI53C875N, and LSI53C875JB.

Table 4.12 JTAG Signals (LSI53C875J/LSI53C875N/LSI53C875JB Only)

Name	Pin No. LSI53C875J, LSI53C875N, LSI53C875JB	Туре	Description		
TCK	130/172/A10	Test Clock pin for JTAG boundary scan.			
TMS	57/75/N6	Test Mode Select pin for JTAG boundary scan.			
TDI	142/185/D7	_	Test Data In pin for JTAG boundary scan.		
TDO	58/77/J6	_	Test Data Out pin for JTAG boundary scan.		

4.1 MAD Bus Programming

The MAD[7:0] pins, in addition to serving as the address/data bus for the local memory interface, are also used to program power-up options for the chip. A particular option is programmed by connecting a 4.7 $k\Omega$ resistor between the appropriate MAD[x] pin and Vss. The pull-down resistors require that HC or HCT external components are used for the memory interface.

 MAD[7] has no functionality. Do not place a pull-down resistor on this pin.

- MAD[6] Subsystem Data configuration. Refer to Table 4.13 and Table 4.14 for the different configurations.
- MAD[5] SCRIPTS RAM disable. Connecting a 4.7 kΩ resistor between MAD[5] and Vss disables SCRIPTS RAM.
- MAD[4] Subsystem Data configuration. Refer to Table 4.13 and Table 4.14 for the different configurations.

Table 4.13 Subsystem Data Configuration Table for the LSI53C875E (PCI Rev ID 0x26)

Mode MAD Pins	Offset	Normal 4-hi, 6-hi	Read/Write 4-hi, 6-lo	Reserved 4-low, 6-hi	LSI Logic 4-low, 6-lo
Vendor ID	0x00	0x1000	0x1000	_	0x1000
Device ID	0x02	0x000F	0x000F	-	0x000F
Subsystem Vendor ID	0x2C	0x1000	0x0000	-	0x0000
Subsystem ID	0x2E	0x1000	0x0000	_	0x0000

Table 4.14 Subsystem Data Configuration Table for the LSI53C875 (PCI Rev ID 0x04), Revision G Only

Mode MAD Pins	Offset	Normal 4-hi, 6-hi	Read/Write 4-hi, 6-lo	Reserved 4-low, 6-hi	LSI Logic 4-low, 6-lo
Vendor ID	0x00	0x1000	0x1000	-	0x1000
Device ID	0x02	0x000F	0x000F	-	0x000F
Subsystem Vendor ID	0x2C	0x1000	0x0000	-	0x0000
Subsystem ID	0x2E	0x1000	0x0000	_	0x0000

Note: The chip revisions before Revision G of the LSI53C875 (PCI Rev ID 0x04) do not support different Subsystem Data Configurations. The Subsystem ID (SSID) and Subsystem Vendor ID (SSVID) registers are hard wired to zero values.

 MAD[3:1] used to set the size of the external expansion ROM device attached. Encoding for these pins are listed in Table 4.15.

Table 4.15 External Memory Support

MAD[3:1]	Available Memory Space		
000	16 Kbytes		
001	32 Kbytes		
010	64 Kbytes		
011	128 Kbytes		
100	256 Kbytes		
101	512 Kbytes		
110	1024 Kbytes		
111	No external memory present		

• MAD[0] Slow ROM pin. When pulled down, it enables two extra clock cycles of data access time to allow use of slower memory devices.

Note: All MAD pins have internal pull-up resistors.

Chapter 5 SCSI Operating Registers

This section contains descriptions of all LSI53C875 operating registers. Table 5.1 lists registers by operating and configuration addresses. The terms "set" and "assert" are used to refer to bits that are programmed to a binary one. Similarly, the terms "deassert," "clear," and "reset" are used to refer to bits that are programmed to a binary zero. Any bits marked as reserved should always be written to zero; mask all information read from them. Reserved bit functions may be changed at any time. Unless otherwise indicated, all bits in registers are active HIGH, that is, the feature is enabled by setting the bit. The bottom row of every register diagram shows the default register values, which are enabled after the chip is powered on or reset.

Note:

The only register that the host CPU can access while the LSI53C875 is executing SCRIPTS is the Interrupt Status (ISTAT) register. Attempts to access other registers interferes with the operation of the chip. However, all operating registers are accessible with SCRIPTS. All read data is synchronized and stable when presented to the PCI bus. The LSI53C875 cannot fetch SCRIPTS instructions from the operating register space. Instructions must be fetched from system memory or the internal SCRIPTS RAM.

Table 5.1 LSI53C875 Register Map

31	16 15						
SCNTL3	SCNTL2	SCNTL1	SCNTL0	0x00	0x80		
GPREG	SDID	SXFER	SCID	0x04	0x84		
SBCL	SSID	SOCL	SFBR	0x08	0x88		
SSTAT2	SSTAT1	SSTAT0	DSTAT	0x0C	0x8C		
	DS	SA		0x10	0x90		
	Reserved		ISTAT	0x14	0x94		
CTEST3	CTEST2	CTEST1	Reserved	0x18	0x98		
	TEI	MP		0x1C	0x9C		
CTEST6	CTEST5	CTEST4	DFIFO	0x20	0xA0		
DCMD		DBC		0x24	0xA4		
	DN	AD		0x28	0xA8		
	DS	SP		0x2C	0xAC		
	DS	PS		0x30	0xB0		
	SCRA	ГСН А	0x34	0xB4			
DCNTL	SBR	DIEN	DMODE	0x38	0xB8		
	ADD	DER	0x3C	0xBC			
SIST1	SIST0	SIEN1	SIEN1 SIEN0		0xC0		
GPCNTL	MACNTL	SWIDE	SLPAR	0x44	0xC4		
RESPID1	RESPID0	STIME1 STIME0		0x48	0xC8		
STEST3	STEST2	STEST1	STEST0	0x4C	0xCC		
Res	served	SIE	DL	0x50	0xD0		
Res	erved	SO	DL	0x54	0xD4		
Res	served	SB	DL	0x58	0xD8		
	SCRATCH B						
	0x60	0xE0					
	0x64	0xE4					
	0x68	0xE8					
	0x6C	0xEC					
	SCRATCH G						
	SCRAT	CH H		0x74	0xF4		
	SCRA	ГСН І		0x78	0xF8		
	SCRAT	TCH J		0x7C	0xFC		

Register: 0x00 (0x80) SCSI Control Zero (SCNTL0)

Read/Write

7	6	5	4	3	2	1	0
ARB	s[1:0]	START	WATN	EPC	R	AAP	TRG
1	1	0	0	0	х	0	0

ARB1[1:0] Arbitration Mode Bits 1 and 0

[7:6]

ARB1	ARB0	Arbitration Mode			
0	0	Simple arbitration			
0	1	Reserved			
1	0	Reserved			
1	1	Full arbitration, selection/reselection			

Simple Arbitration

- 1. The LSI53C875 waits for a bus free condition to occur.
- It asserts SBSY/ and its SCSI ID (contained in the SCSI Chip ID (SCID) register) onto the SCSI bus. If the SSEL/ signal is asserted by another SCSI device, the LSI53C875 deasserts SBSY/, deasserts its ID, and sets the Lost Arbitration bit (bit 3) in the SCSI Status Zero (SSTAT0) register.
- After an arbitration delay, the CPU should read the SCSI Bus Data Lines (SBDL) register to check if a higher priority SCSI ID is present. If no higher priority ID bit is set, and the Lost Arbitration bit is not set, the LSI53C875 wins arbitration.
- 4. Once the LSI53C875 wins arbitration, SSEL/ must be asserted using the SCSI Output Control Latch (SOCL) for a bus clear plus a bus settle delay (1.2 μ s) before a low level selection is performed.

Full Arbitration, Selection/Reselection

1. The LSI53C875 waits for a bus free condition.

- It asserts SBSY/ and its SCSI ID (the highest priority ID stored in the SCSI Chip ID (SCID) register) onto the SCSI bus.
- If the SSEL/ signal is asserted by another SCSI device or if the LSI53C875 detects a higher priority ID, the LSI53C875 deasserts BSY, deasserts its ID, and waits until the next bus free state to try arbitration again.
- 4. The LSI53C875 repeats arbitration until it wins control of the SCSI bus. When it wins, the Won Arbitration bit is set in the SCSI Status Zero (SSTAT0) register, bit 2.
- The LSI53C875 performs selection by asserting the following onto the SCSI bus: SSEL/, the target's ID (stored in the SCSI Destination ID (SDID) register), and the LSI53C875's ID (stored in the SCSI Chip ID (SCID) register).
- After a selection is complete, the Function Complete bit is set in the SCSI Interrupt Status Zero (SIST0) register, bit 6.
- If a selection time-out occurs, the Selection Time-Out bit is set in the SCSI Interrupt Status One (SIST1) register, bit 2.

START Start Sequence

5

When this bit is set, the LSI53C875 starts the arbitration sequence indicated by the Arbitration Mode bits. The Start Sequence bit is accessed directly in low level mode; during SCSI SCRIPTS operations, this bit is controlled by the SCRIPTS processor. Do not start an arbitration sequence if the connected (CON) bit in the SCSI Control One (SCNTL1) register, bit 4, indicates that the LSI53C875 is already connected to the SCSI bus. This bit is automatically cleared when the arbitration sequence is complete. If a sequence is aborted, check bit 4 in the SCSI Control One (SCNTL1) register to verify that the LSI53C875 is not connected to the SCSI bus.

WATN Select with SATN/ on a Start Sequence

1

When this bit is set and the LSI53C875 is in the initiator mode, the SATN/ signal is asserted during selection of a SCSI target device. This is to inform the target that the LSI53C875 has a message to send. If a selection

time-out occurs while attempting to select a target device, SATN/ is deasserted at the same time SSEL/ is deasserted. When this bit is cleared, the SATN/ signal is not asserted during selection. When executing SCSI SCRIPTS, this bit is controlled by the SCRIPTS processor, but manual setting is possible in low level mode.

EPC Enable Parity Checking

3

When this bit is set, the SCSI data bus is checked for odd parity when data is received from the SCSI bus in either initiator or target mode. Parity is also checked as data goes from the SCSI FIFO to the DMA FIFO. If a parity error is detected, bit 0 of the SCSI Interrupt Status Zero (SIST0) register is set and an interrupt may be generated.

If the LSI53C875 is operating in the initiator mode and a parity error is detected, assertion of SATN/ is optional, but the transfer continues until the target changes phase. When this bit is cleared, parity errors are not reported.

When these bits are set in the LSI53C875N, the chip again checks inbound SCSI parity at the SCSI FIFO–DMA FIFO interface after the data has passed through the SCSI FIFO. The parity bits are not passed through the DMA FIFO, but parity is generated before the data is sent out on the PCI bus.

R Reserved

2

AAP Assert SATN/ on Parity Error

1

When this bit is set, the LSI53C875 automatically asserts the SATN/ signal upon detection of a parity error. SATN/ is only asserted in the initiator mode. The SATN/ signal is asserted before deasserting SACK/ during the byte transfer with the parity error. Also set the Enable Parity Checking bit for the LSI53C875 to assert SATN/ in this manner. A parity error is detected on data received from the SCSI bus.

If the Assert SATN/ on Parity Error bit is cleared or the Enable Parity Checking bit is cleared, SATN/ is not automatically asserted on the SCSI bus when a parity error is received.

TRG Target Mode

This bit determines the default operating mode of the LSI53C875. The user must manually set the target or initiator mode. This is done using the SCRIPTS language (SET TARTET or CLEAR TARGET). When this bit is set, the chip is a target device by default. When this bit is cleared, the LSI53C875 is an initiator device by default.

0

7

6

Note:

Writing this bit while not connected may cause the loss of a selection or reselection due to the changing of target or initiator modes.

Register: 0x01 (0x81) SCSI Control One (SCNTL1)

Read/Write

7	6	5	4	3	2	1	0
EXC	ADB	DHP	CON	RST	AESP	IARB	SST
0	0	0	0	0	0	0	0

EXC Extra Clock Cycle of Data Setup

When this bit is set, an extra clock period of data setup is added to each SCSI send data transfer. The extra data setup time can provide additional system design margin, though it affects the SCSI transfer rates. Clearing this bit disables the extra clock cycle of data setup time. Setting this bit only affects SCSI send operations.

ADB Assert SCSI Data Bus

When this bit is set, the LSI53C875 drives the contents of the SCSI Output Data Latch (SODL) onto the SCSI data bus. When the LSI53C875 is an initiator, the SCSI I/O signal must be inactive to assert the SCSI Output Data Latch (SODL) contents onto the SCSI bus. When the LSI53C875 is a target, the SCSI I/O signal must be active to assert the SODL contents onto the SCSI bus. The contents of the SCSI Output Data Latch (SODL) register can be asserted at any time, even before the LSI53C875 is connected to the SCSI bus. Clear this bit when executing SCSI SCRIPTS. It is normally used only for diagnostics testing or operation in low level mode.

DHP

Disable Halt on Parity Error or ATN (Target Only) 5 The DHP bit is only defined for target mode. When this bit is cleared, the LSI53C875 halts the SCSI data transfer when a parity error is detected or when the SATN/ signal is asserted. If SATN/ or a parity error is received in the middle of a data transfer, the LSI53C875 may transfer up to three additional bytes before halting to synchronize between internal core cells. During synchronous operation, the LSI53C875 transfers data until there are no outstanding synchronous offsets. If the LSI53C875 is

When this bit is set, the LSI53C875 does not halt the SCSI transfer when SATN/ or a parity error is received.

receiving data, any data residing in the DMA FIFO is sent

CON

4 275 is

This bit is automatically set any time the LSI53C875 is connected to the SCSI bus as an initiator or as a target. It is set after the LSI53C875 successfully completes arbitration or when it has responded to a bus-initiated selection or reselection. This bit is also set after the chip wins simple arbitration when operating in low level mode. When this bit is cleared, the LSI53C875 is not connected to the SCSI bus.

The CPU can force a connected or disconnected condition by setting or clearing this bit. This feature is used primarily during loopback mode.

RST

Assert SCSI RST/ Signal

to memory before halting.

Connected

3

Setting this bit asserts the SRST/ signal. The SRST/ output remains asserted until this bit is cleared. The 25 μ s minimum assertion time defined in the SCSI specification must be timed out by the controlling microprocessor or a SCRIPTS loop.

AESP

Assert Even SCSI Parity (force bad parity)

2

When this bit is set, the LSI53C875 asserts even parity. It forces a SCSI parity error on each byte sent to the SCSI bus from the chip. If parity checking is enabled, then the LSI53C875 checks data received for odd parity. This bit is used for diagnostic testing and should be cleared for normal operation. It is useful to generate parity errors to test error handling functions.

IARB Immediate Arbitration

Setting this bit causes the SCSI core to immediately begin arbitration once a Bus Free phase is detected following an expected SCSI disconnect. This bit is useful for multithreaded applications. The ARB[1:0] bits in SCSI Control Zero (SCNTL0) register are set for full arbitration and selection before setting this bit.

1

0

Arbitration is retried until won. At that point, the LSI53C875 holds BSY and SEL asserted, and waits for a select or reselect sequence. The Immediate Arbitration bit is cleared automatically when the selection or reselection sequence is completed, or times out.

An unexpected disconnect condition clears IARB without attempting arbitration. See the SCSI Disconnect Unexpected bit (SCSI Control Two (SCNTL2), bit 7) for more information on expected versus unexpected disconnects.

During the time between the setting of the IARB bit and the completion of a Select/Reselect instruction, DMA interrupts are disabled. Therefore, interrupt instructions that are issued during this time period will not execute.

It is possible to abort an immediate arbitration sequence. First, set the Abort bit in the Interrupt Status (ISTAT) register. Then one of two things eventually happens:

- The Won Arbitration bit (SCSI Status Zero (SSTATO), bit 2) will be set. In this case, the Immediate Arbitration bit needs to be cleared. This completes the abort sequence and disconnects the chip from the SCSI bus. If it is not acceptable to go to Bus Free phase immediately following the arbitration phase, it is possible to perform a low level selection instead.
- The abort completes because the LSI53C875 loses arbitration. This is detected by the clearing of the Immediate Arbitration bit. Do not use the Lost Arbitration bit (SCSI Status Zero (SSTATO), bit 3) to detect this condition. Take no further action in this case.

SST Start SCSI Transfer

This bit is automatically set during SCRIPTS execution and should not be used. It causes the SCSI core to begin a SCSI transfer, including SREQ/SACK handshaking.

The determination of whether the transfer is a send or receive is made according to the value written to the I/O bit in SCSI Output Control Latch (SOCL). This bit is self-clearing. Do not set it for low level operation.

Note:

Writing to this register while not connected may cause the loss of a selection/reselection by resetting the Connected bit.

Register: 0x02 (0x82) SCSI Control Two (SCNTL2)

Read/Write

7	6	5	4	3	2	1	0
SDU	СНМ	SLPMD	SLPHBEN	WSS	VUE0	VUE1	WSR
0	0	0	0	0	0	0	0

SDU SCSI Disconnect Unexpected

7

This bit is valid in the initiator mode only. When this bit is set, the SCSI core is not expecting the SCSI bus to enter the Bus Free phase. If it does, an unexpected disconnect error is generated (see the Unexpected Disconnect bit in the SCSI Interrupt Status Zero (SISTO) register, bit 2). During normal SCRIPTS mode operation, this bit is set automatically whenever the SCSI core is reselected, or successfully selects another SCSI device. The SDU bit should be cleared with a register write (move 0x00 to SCNTL2) before the SCSI core expects a disconnect to occur, normally prior to sending an Abort, Abort Tag, Bus Device Reset, Clear Queue or Release Recovery message, or before deasserting SACK/ after receiving a Disconnect command or Command Complete message.

CHM Chained Mode

6

This bit determines whether or not the SCSI core is programmed for chained SCSI mode. This bit is automatically set by the Chained Block Move (CHMOV) SCRIPTS instruction and is automatically cleared by the Block Move SCRIPTS instruction (MOVE).

Chained mode is primarily used to transfer consecutive wide data blocks. Using chained mode facilitates partial receive transfers and allows correct partial send behavior. When this bit is set and a data transfer ends on an odd

byte boundary, the LSI53C875 stores the last byte in the SCSI Wide Residue (SWIDE) register during a receive operation, or in the SCSI Output Data Latch (SODL) register during a send operation. This byte is combined with the first byte from the subsequent transfer so that a wide transfer is completed.

For more information, see Section 2.5.14, "Chained Block Moves," in Chapter 2, "Functional Description."

SLPMD SLPAR Mode Bit

5

If this bit is cleared, the SCSI Longitudinal Parity (SLPAR) register functions like the LSI53C825. If this bit is set, the SCSI Longitudinal Parity (SLPAR) register reflects the high or low byte of the SLPAR word, depending on the state of SCSI Control Two (SCNTL2), bit 4. It also allows a seed value to be written to the SCSI Longitudinal Parity (SLPAR) register.

SLPHBEN

SLPAR High Byte Enable

4

If this bit is cleared, the low byte of the SLPAR word is present in the SCSI Longitudinal Parity (SLPAR) register. If this bit is set, the high byte of the SLPAR word is present in the SCSI Longitudinal Parity (SLPAR) register.

WSS Wide SCSI Send

3

When read, this bit returns the value of the Wide SCSI Send (WSS) flag. Asserting this bit clears the WSS flag. This clearing function is self-clearing.

When the WSS flag is high following a wide SCSI send operation, the SCSI core is holding a byte of "chain" data in the SCSI Output Data Latch (SODL) register. This data becomes the first low-order byte sent when married with a high-order byte during a subsequent data send transfer.

Performing a SCSI receive operation clears this bit. Also, performing any nonwide transfer clears this bit.

VUE0

Vendor Unique Enhancements Bit 0

2

This bit is a read only value indicating whether the group code field in the SCSI instruction is standard or vendor unique. If cleared, the bit indicates standard group codes; if set, the bit indicates vendor unique group codes. The value in this bit is reloaded at the beginning of all asynchronous target receives. The default for this bit is reset.

VUE1 Vendor Unique Enhancements Bit 1

This bit is used to disable the automatic byte count reload during Block Move instructions in the command phase. If this bit is cleared, the device reloads the Block Move byte count if the first byte received is one of the standard group codes. If this bit is set, the device does not reload the Block Move byte count, regardless of the group code.

WSR Wide SCSI Receive

0

1

When read, this bit returns the value of the Wide SCSI Receive (WSR) flag. Setting this bit clears the WSR flag. This clearing function is self-clearing.

The WSR flag indicates that the SCSI core received data from the SCSI bus, detected a possible partial transfer at the end of a chained or nonchained block move command, and temporarily stored the high-order byte in the SCSI Wide Residue (SWIDE) register rather than passing the byte out the DMA channel. The hardware uses the WSR status flag to determine what behavior must occur at the start of the next data receive transfer. When the flag is set, the stored data in SWIDE may be "residue" data, valid data for a subsequent data transfer, or overrun data. The byte is read as normal data by starting a data receive transfer.

Performing a SCSI send operation clears this bit. Also, performing any nonwide transfer clears this bit.

Register: 0x03 (0x83) SCSI Control Three (SCNTL3)

Read/Write

7	6		4	3	2		0
ULTRA	ULTRA SCF[2:0]				CCF[2:0]		
0	0	0	0	0	0	0	0

ULTRA Ultra Enable

7

Setting this bit enables Ultra SCSI synchronous SCSI transfers in systems that have an 80 MHz clock. The default value of this bit is 0. This bit should remain cleared in systems that have a 40 MHz clock, unless the SCSI clock doubler is used to increase the SCLK frequency to at least 80 MHz.

When this bit is set, the signal filtering period for SREQ/ and SACK/ automatically changes to 15 ns, regardless of the value of the Extend REQ/ACK Filtering bit in the SCSI Test Two (STEST2) register.

SCF[2:0]

Synchronous Clock Conversion Factor [6

[6:4]

These bits select a factor by which the frequency of SCLK is divided before being presented to the synchronous SCSI control logic. Write these to the same value as the Clock Conversion Factor bits below unless fast SCSI operation is desired. See the SCSI Transfer (SXFER) register description for examples of how the SCF bits are used to calculate synchronous transfer periods. See the table under the description of bits [7:5] of the SCSI Transfer (SXFER) register for the valid combinations.

Note:

To migrate from a Fast SCSI-2 system with a 40 MHz clock, divide the clock by a factor of two or more to achieve the same synchronous transfer rate in a system with an 80 MHz clock. For additional information on how the synchronous transfer rate is determined, refer to Chapter 2, "Functional Description."

EWS Enable Wide SCSI

3

When this bit is clear, all information transfer phases are assumed to be eight bits, transmitted on SD[7:0]/, SDP0/. When this bit is asserted, data transfers are done 16 bits

at a time, with the least significant byte on SD[7:0]/, SDP/ and the most significant byte on SD[15:8]/, SDP1/. Command, Status, and Message phases are not affected by this bit.

Clearing this bit will also clear the Wide SCSI Receive bit in the SCSI Control Two (SCNTL2) register, which indicates the presence of a valid data byte in the SCSI Wide Residue (SWIDE) register.

CCF[2:0] Clock Conversion Factor

[2:0]

These bits select a factor by which the frequency of SCLK is divided before being presented to the SCSI core. The synchronous portion of the SCSI core can be run at a different clock rate for fast SCSI, using the Synchronous Clock Conversion Factor bits. The bit encoding is displayed in the table below. All other combinations are reserved and should never be used.

SCF2 CCF2	SCF1 CCF1	SCF0 CCF0	Factor Frequency	SCSI Clock (MHz)
0	0	0	SCLK/3	50.01–75.0
0	0	1	SCLK/1	16.67–25.0
0	1	0	SCLK/1.5	25.01–37.5
0	1	1	SCLK/2	37.51–50.0
1	0	0	SCLK/3	50.01–75.0
1	0	1	SCLK/4	75.01–80.00
1	1	0	Reserved	_
1	1	1	Reserved	_

Note:

It is important that these bits be set to the proper values to guarantee that the LSI53C875 meets the SCSI timings as defined by the ANSI specification.

For additional information on how the synchronous transfer rate is determined, refer to Chapter 2, "Functional Description."

To migrate from a Fast SCSI-2 system with a 40 MHz clock, divide the clock by a factor of two or more to achieve the same synchronous transfer rate in a system with an 80 MHz clock.

If the SCSI clock doubler is enabled, use the desired frequency after doubling to determine the conversion factor.

Register: 0x04 (0x84) SCSI Chip ID (SCID)

Read/Write

7	6	5	4	3			0
R	RRE	SRE	R		EN	VC	
х	0	0	х	0	0	0	0

R Reserved

7

RRE Enable Response to Reselection

6

When this bit is set, the LSI53C875 is enabled to respond to bus-initiated reselection at the chip ID in the Response ID Zero (RESPID0) and Response ID One (RESPID1) registers. Note that the chip does not automatically reconfigure itself to initiator mode as a result of being reselected.

SRE Enable Response to Selection

5

When this bit is set, the LSI53C875 is able to respond to bus-initiated selection at the chip ID in the Response ID Zero (RESPID0) and Response ID One (RESPID1) registers. Note that the chip does not automatically reconfigure itself to target mode as a result of being selected.

R Reserved

4

ENC[3:0] Encoded Chip SCSI ID

[3:0]

These bits are used to store the LSI53C875 encoded SCSI ID. This is the ID which the chip asserts when arbitrating for the SCSI bus. The IDs that the LSI3C875 responds to when being selected or reselected are configured in the Response ID Zero (RESPID0) and Response ID One (RESPID1) registers. The priority of the 16 possible IDs, in descending order is:

	Highest								Low	est	st					
Γ	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8

Register: 0x05 (0x85) SCSI Transfer (SXFER)

Read/Write

7		5	4				0	
	TP[2:0]			MO[4:0]				
0	0	0	0	0	0	0	0	

When using Table Indirect I/O commands, bits [7:0] of this Note: register are loaded from the I/O data structure.

For additional information on how the synchronous transfer rate is determined, refer to Chapter 2, "Functional Description."

TP[2:0] SCSI Synchronous Transfer Period

[7:5]

These bits determine the SCSI synchronous transfer period used by the LSI53C875 when sending synchronous SCSI data in either initiator or target mode. These bits control the programmable dividers in the chip.

For Ultra SCSI transfers, the ideal transfer period is 4, and Note: 5 is acceptable. Setting the transfer period to a value greater than 5 is not recommended.

TP2	TP1	TP0	XFERP
0	0	0	4
0	0	1	5
0	1	0	6
0	1	1	7
1	0	0	8
1	0	1	9
1	1	0	10
1	1	1	11

The synchronous transfer period the LSI53C875 should use when transferring SCSI data is determined as in this example.

The LSI53C875 is connected to a hard disk which can transfer data at 10 Mbytes/s synchronously. The LSI53C875's SCLK is running at 40 MHz. The synchronous transfer period (SXFERP) is found as follows:

Synchronous Send Rate = (SCLK/SCF)/XFERP Synchronous Receive Rate = (SCKL/SCF)/4. Where:

SCLK SCSI clock.

SCF SCSI synchronous core frequency.

Table 5.2 Examples of Synchronous Transfer Periods for SCSI-1 Transfer Rates

CLK (MHz)	SCSI CLK ÷ SCNTL3 Bits [6:4]	XFERP (SXFER) Bits [7:5]	Synch. Send Rate (Mbytes/s)	Synch. Transfer Period (ns)	Synch. Receive Rate (Mbytes)	Synch. Receive Period (ns)
80	4	4	5	200	5	200
80	4	5	4	250	5	200
66.67	3	4	5.55	180	5.55	180
66.67	3	5	4.44	225	5.55	180
50	2	4	6.25	160	6.25	160
50	2	5	5	200	6.25	160
40	2	4	5	200	5	200
37.50	1.5	4	6.25	160	6.25	160
33.33	1.5	4	5.55	180	5.55	180
25	1	4	6.25	160	6.25	160
20	1	4	5	200	5	200
16.67	1	4	4.17	240	4.17	240

Table 5.3 Example Transfer Periods for Fast SCSI-2 and Ultra SCSI Transfer Rates

CLK (MHz)	SCSI CLK ÷ SCNTL3 Bits [6:4]	XFERP	Synch. Send Rate (Mbytes/s)	Synch. Transfer Period (ns)	Synch. Receive Rate (Mbytes)	Synch. Receive Period (ns)
80	1	4	20.0	50	20.0	50
80	2	4	10.0	100	10.0	100
66.67	1.5	4	11.11	90	11.11	90
66.67	1.5	5	8.88	112.5	11.11	90
50	1	4	12.5	80	12.5	80
50	1	5	10.0	100	12.5	80
40	1	4	10.0	100	10.0	100
37.50	1	4	9.375	106.67	9.375	106.67
33.33	1	4	8.33	120	8.33	120
25	1	4	6.25	160	6.25	160
20	1	4	5	200	5	200
16.67	1	4	4.17	240	4.17	240

MO[4:0] Max SCSI Synchronous Offset [4:0]

These bits describe the maximum SCSI synchronous offset used by the LSI53C875 when transferring synchronous SCSI data in either initiator or target mode. Table 5.4 describes the possible combinations and their relationship to the synchronous data offset used by the LSI53C875. These bits determine the LSI53C875's method of transfer for Data-In and Data-Out phases only. All other information transfers occur asynchronously.

Table 5.4 Maximum Synchronous Offset

MO4	МОЗ	MO2	MO1	MO0	Synchronous Offset
0	0	0	0	0	0-Asynchronous
0	0	0	0	1	1
0	0	0	1	0	2
0	0	0	1	1	3
0	0	1	0	0	4
0	0	1	0	1	5
0	0	1	1	0	6
0	0	1	1	1	7
0	1	0	0	0	8
0	1	0	0	1	9
0	1	0	1	0	10
0	1	0	1	1	11
0	1	1	0	0	12
0	1	1	0	1	13
0	1	1	1	0	14
0	1	1	1	1	15
1	0	0	0	0	16
1	0	0	0	1	Reserved
1	0	0	1	0	Reserved
1	0	0	1	1	Reserved
1	0	1	0	0	Reserved

Register: 0x06 (0x86) SCSI Destination ID (SDID)

Read/Write



R Reserved [7:4]

ENC[3:0] Encoded Destination SCSI ID [3:0]

Writing these bits sets the SCSI ID of the intended initiator or target during SCSI reselection or selection phases, respectively. When executing SCRIPTS, the SCRIPTS processor writes the destination SCSI ID to

this register. The SCSI ID is defined by the user in a SCRIPTS select or reselect instruction. The value written should be the binary-encoded ID value. The priority of the 16 possible IDs, in descending order, is:

	Highest								Low	est						
ĺ	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8

Register: 0x07 (0x87)
General Purpose (GPREG)

Read/Write

7		5	4				0
	R				GPIO		
х	х	х	0	х	х	х	х

R Reserved [7:5]

GPIO[4:0] General Purpose

[4:0]

These bits can be programmed through the General Purpose Pin Control (GPCNTL) register as inputs, outputs, or to perform special functions. As an output, these pins can be used to enable or disable external terminators. It is also possible to program these signals as live inputs and sense through a SCRIPTS register to register Move Instruction. GPIO[3:0] default as inputs and GPIO4 defaults as an output pin. When configured as inputs, an internal pull-up is enabled.

GPIO4 can be used to enable or disable V_{PP} the 12 V power supply to the external flash memory. This bit powers up with the power to the external memory disabled.

The SDMS Use of GPIO Pins

SDMS software uses GPIO3 to detect a differential board. If the pin is pulled low externally, the board is configured by SDMS software as a differential board. If it is pulled high or left floating, SDMS software configures it as an SE board. The LSI Logic PCI to SCSI host adapters use the GPIO4 pin in the process of flashing a new SDMS ROM.

SDMS software uses the GPIO0 pin to toggle SCSI device LEDs, turning on the LED whenever the LSI53C875 is on the SCSI bus. SDMS

software drives this pin low to turn on the LED, or drives it high to turn off the LED.

SDMS software uses the GPIO[1:0] pins to support serial EEPROM access. When serial EEPROM access is enabled, GPIO1 is used as a clock and GPIO0 is used as data.

Register: 0x08 (0x88)
SCSI First Byte Received (SFBR)
Read/Write

7							0
			1	В			
0	0	0	0	0	0	0	0

This register contains the first byte received in any asynchronous information transfer phase. For example, when the LSI53C875 is operating in the initiator mode, this register contains the first byte received in the Message-In, Status, and Data-In phases.

When a Block Move instruction is executed for a particular phase, the first byte received is stored in this register, even if the present phase is the same as the last phase. The first byte received or a particular input phase is not valid until after a MOVE instruction is executed.

This register is also the accumulator for register read-modify-writes with the SCSI First Byte Received (SFBR) as the destination. This allows bit testing after an operation.

The SCSI First Byte Received (SFBR) is not writable using the CPU, and therefore not by a Memory Move. The Load instruction may not be used to write to this register. However, it can be loaded using SCRIPTS Read/Write operations. To load the SCSI First Byte Received (SFBR) with a byte stored in system memory, the byte must first be moved to an intermediate LSI53C875 register (such as the SCRATCH register), and then to the SCSI First Byte Received (SFBR).

This register also contains the state of the lower eight bits of the SCSI data bus during the selection phase if the COM bit in the DMA Control (DCNTL) register is clear.

Register: 0x09 (0x89)

SCSI Output Control Latch (SOCL)

Read/Write

7	6	5	4	3	2	1	0
REQ	ACK	BSY	SEL	ATN	MSG	C/D	I/O
0	0	0	0	0	0	0	0

REQ	Assert SCSI REQ/ Signal	7
ACK	Assert SCSI ACK/ Signal	6
BSY	Assert SCSI BSY/ Signal	5
SEL	Assert SCSI SEL/ Signal	4
ATN	Assert SCSI ATN/ Signal	3
MSG	Assert SCSI MSG/ Signal	2
C/D	Assert SCSI C_D/ Signal	1
I/O	Assert SCSI I_O/ Signal	0

This register is used primarily for diagnostic testing or programmed I/O operation. It is controlled by the SCRIPTS processor when executing SCSI SCRIPTS. SOCL is used only when transferring data using programmed I/O. Some bits are set (1) or reset (0) when executing SCSI SCRIPTS. Do not write to the register once the LSI53C875 starts executing normal SCSI SCRIPTS.

Register: 0x0A (0x09) SCSI Selector ID (SSID)

Read Only

7	6		4	3			0
VAL		R			EN	IID	
0	х	х	х	0	0	0	0

VAL SCSI Valid

7

If VAL is asserted, then the two SCSI IDs are detected on the bus during a bus-initiated selection or reselection, and the encoded destination SCSI ID bits below are valid. If VAL is deasserted, only one ID is present and the contents of the encoded destination ID are meaningless.

R Reserved [6:4]

ENDID[3:0] Encoded Destination SCSI ID

[3:0]

Reading the SCSI Selector ID (SSID) register immediately after the LSI53C875 is selected or reselected returns the binary-encoded SCSI ID of the device that performed the operation. These bits are invalid for targets that are selected under the single initiator option of the SCSI-1 specification. This condition is detected by examining the VAL bit above.

Register: 0x0B (0x8B) SCSI Bus Control Lines (SBCL) Read Only

7	6	5	4	3	2	1	0
REQ	ACK	BSY	SEL	ATN	MSG	C/D	I/O
х	х	х	х	х	х	х	х

REQ	SREQ/ Status	7
ACK	SACK/ Status	6
BSY	SBSY/ Status	5
SEL	SSEL/ Status	4
ATN	SATN/ Status	3

	omoo, otatao	_
C/D	SC_D/ Status	1
I/O	SI_O/ Status	0

SMSG/ Status

This register returns the SCSI control line status. A bit is set when the corresponding SCSI control line is asserted. These bits are not latched; they are a true representation of what is on the SCSI bus at the time the register is read. The resulting read data is synchronized before being presented to the PCI bus to prevent parity errors from being passed to the system. This register is used for diagnostics testing or operation in low level mode.

Register: 0x0C (0x8C)
DMA Status (DSTAT)

Read Only

MSG

7	6	5	4	3	2	1	0
DFE	MDPE	BF	ABRT	SSI	SIR	R	IID
1	0	0	0	0	0	х	0

Reading this register clears any bits that are set at the time the register is read, but does not necessarily clear the register because additional interrupts are pending (the LSI53C875 stacks interrupts). The DIP bit in the Interrupt Status (ISTAT) register is also cleared. It is possible to mask DMA interrupt conditions individually through the DMA Interrupt Enable (DIEN) register.

When performing consecutive 8-bit reads of the DMA Status (DSTAT), SCSI Interrupt Status Zero (SIST0), and SCSI Interrupt Status One (SIST1) registers (in any order), insert a delay equivalent to 12 CLK periods between the reads to ensure that the interrupts clear properly. See Chapter 2, "Functional Description," for more information on interrupts.

DFE DMA FIFO Empty

This status bit is set when the DMA FIFO is empty. It is possible to use it to determine if any data resides in the FIFO when an error occurs and an interrupt is generated. This bit is a pure status bit and does not cause an interrupt.

7

2

MDPE Master Data Parity Error

This bit is set when the LSI53C875 as a master detects a data parity error, or a target device signals a parity error during a data phase. This bit is completely disabled by the Master Parity Error Enable bit (bit 3 of Chip Test Four (CTEST4)).

6

5

3

2

1

0

BF Bus Fault

This bit is set when a PCI bus fault condition is detected. A PCI bus fault can only occur when the LSI53C875 is bus master, and is defined as a cycle that ends with a Bad Address or Target Abort Condition.

ABRT Aborted

This bit is set when an abort condition occurs. An abort condition occurs when a software abort command is issued by setting bit 7 of the Interrupt Status (ISTAT) register.

SSI Single Step Interrupt

If the Single Step Mode bit in the DMA Control (DCNTL) register is set, this bit is set and an interrupt is generated after successful execution of each SCRIPTS instruction.

SIR SCRIPTS Interrupt Instruction Received

This status bit is set whenever an Interrupt instruction is evaluated as true.

EBPI Extended Byte Parity Error Interrupt (LSI53C875N only)

This bit is set whenever the LSI53C875 detects a parity error on one of the four additional parity pins on the LSI53C875N.

IID Illegal Instruction Detected

This status bit is set any time an illegal or reserved instruction opcode is detected, whether the LSI53C875 is operating in single step mode or automatically executing SCSI SCRIPTS.

Any of the following conditions during instruction execution also set this bit:

 The LSI53C875 is executing a Wait Disconnect instruction and the SCSI REQ line is asserted without a disconnect occurring.

- A Block Move instruction is executed with 0x000000 loaded into the DMA Byte Counter (DBC) register, indicating that there are zero bytes to move.
- During a Transfer Control instruction, the Compare
 Data (bit 18) and Compare Phase (bit 17) bits are set
 in the DMA Byte Counter (DBC) register while the
 LSI53C875 is in target mode.
- During a Transfer Control instruction, the Carry Test bit (bit 21) is set and either the Compare Data (bit 18) or Compare Phase (bit 17) bit is set.
- A Transfer Control instruction is executed with the reserved bit 22 set.
- A Transfer Control instruction is executed with the Wait for Valid phase bit (bit 16) set while the chip is in target mode.
- A Load/Store instruction is issued with the memory address mapped to the operating registers of the chip, not including ROM or RAM.
- A Load/Store instruction is issued when the register address is not aligned with the memory address.
- A Load/Store instruction is issued with bit 5 in the DMA Command (DCMD) register cleared or bits 3 or 2 set.
- A Load/Store instruction when the count value in the DMA Byte Counter (DBC) register is not set at 1 to 4.
- A Load/Store instruction attempts to cross a Dword boundary.
- A Memory Move instruction is executed with one of the reserved bits in the DMA Command (DCMD) register set.
- A Memory Move instruction is executed with the source and destination addresses not aligned.

Register: 0x0D (0x8D) SCSI Status Zero (SSTATO)

Read Only

	7	6	5	4	3	2	1	0
Γ	ILF	ORF	OLF	AIP	LOA	WOA	RST	SDP0/
Γ	0	0	0	0	0	0	0	0

ILF SIDL Least Significant Byte Full

This bit is set when the least significant byte in the SCSI Input Data Latch (SIDL) register contains data. Data is transferred from the SCSI bus to the SCSI Input Data Latch (SIDL) register before being sent to the DMA FIFO and then to the host bus. The SCSI Input Data Latch (SIDL) register contains SCSI data received asynchronously. Synchronous data received does not flow through this register.

7

6

5

ORF SODR Least Significant Byte Full

This bit is set when the least significant byte in the SCSI Output Data Register (SODR, a hidden buffer register which is not accessible) contains data. The SODR register is used by the SCSI logic as a second storage register when sending data synchronously. It is not readable or writable by the user. It is possible to use this bit to determine how many bytes reside in the chip when an error occurs.

OLF SODL Least Significant Byte Full

This bit is set when the least significant byte in the SCSI Output Data Latch (SODL) contains data. The SCSI Output Data Latch (SODL) register is the interface between the DMA logic and the SCSI bus. In synchronous mode, data is transferred from the host bus to the SCSI Output Data Latch (SODL) register, and then to the SCSI Output Data Register (SODR, a hidden buffer register which is not accessible) before being sent to the SCSI bus. In asynchronous mode, data is transferred from the host bus to the SCSI Output Data Latch (SODL) register, and then to the SCSI bus. The SODR buffer register is not used for asynchronous transfers. It is possible to use this bit to determine how many bytes reside in the chip when an error occurs.

AIP Arbitration in Progress

Arbitration in Progress (AIP = 1) indicates that the LSI53C875 has detected a Bus Free condition, asserted BSY, and asserted its SCSI ID onto the SCSI bus.

LOA Lost Arbitration

3

4

When set, LOA indicates that the LSI53C875 has detected a bus free condition, arbitrated for the SCSI bus, and lost arbitration due to another SCSI device asserting the SEL/ signal.

WOA Won Arbitration

2

When set, WOA indicates that the LSI53C875 has detected a Bus Free condition, arbitrated for the SCSI bus and won arbitration. The arbitration mode selected in the SCSI Control Zero (SCNTL0) register must be full arbitration and selection to set this bit.

RST/ SCSI RST/ Signal

1

This bit reports the current status of the SCSI RST/ signal, and the RST signal (bit 6) in the Interrupt Status (ISTAT) register. This bit is not latched and may change as it is read.

SDP0/ SCSI SDP0/ Parity Signal

0

This bit represents the active high current status of the SCSI SDP0/ parity signal. This signal is not latched and may change as it is read.

Register: 0x0E (0x8E) SCSI Status One (SSTAT1)

Read Only

7			4	3	2	1	0
	FF[3:0]		SDP0L	MSG	C/D	I/O
0	0	0	0	х	х	х	х

FF[3:0] FIFO Flags

[7:4]

These four bits, along with SCSI Status Two (SSTAT2), bit 4, define the number of bytes or words that currently reside in the LSI53C875's SCSI synchronous data FIFO and shown in Table 5.5. These bits are not latched and they will change as data moves through the FIFO.

Table 5.5 SCSI Synchronous Data FIFO Word Count

FF4 (SSTAT2 Bit 4)	FF3	FF2	FF1	FF0	Bytes or Words in the SCSI FIFO
0	0	0	0	0	0
0	0	0	0	1	1
0	0	0	1	0	2
0	0	0	1	1	3
0	0	1	0	0	4
0	0	1	0	1	5
0	0	1	1	0	6
0	0	1	1	1	7
0	1	0	0	0	8
0	1	0	0	1	9
0	1	0	1	0	10
0	1	0	1	1	11
0	1	1	0	0	12
0	1	1	0	1	13
0	1	1	1	0	14
0	1	1	1	1	15
1	0	0	0	0	16

SDP0L Latched SCSI Parity

Latched SCSI Parity

This bit reflects the SCSI parity signal (SDP0/), corresponding to the data latched in the SCSI Input Data Latch (SIDL). It changes when a new byte is latched into the least significant byte of the SCSI Input Data Latch (SIDL) register. This bit is active high, in other words, it is set when the parity signal is active.

MSG	SCSI MSG/ Signal	2
C/D	SCSI C_D/ Signal	1
I/O	SCSLL O/ Signal	0

These SCSI phase status bits are latched on the asserting edge of SREQ/ when operating in either initiator or target mode. These bits are set when the corresponding signal is active. They are useful when operating in low level mode.

Register: 0x0F (0x8F) SCSI Status Two (SSTAT2)

Read Only

7	6	5	4	3	2	1	0
ILF1	ORF1	OLF1	FF4	SPL1	R	LDSC	SDP1
0	0	0	0	х	х	1	х

ILF1 SIDL Most Significant Byte Full

This bit is set when the most significant byte in the SCSI Input Data Latch (SIDL) contains data. Data is transferred from the SCSI bus to the SCSI Input Data Latch register before being sent to the DMA FIFO and then to the host bus. The SCSI Input Data Latch (SIDL) register contains SCSI data received asynchronously. Synchronous data received does not flow through this register.

ORF1 SODR Most Significant Byte Full

This bit is set when the most significant byte in the SCSI Output Data Register (SODR, a hidden buffer register which is not accessible) contains data. The SODR register is used by the SCSI logic as a second storage register when sending data synchronously. It is not accessible to the user. This bit is used to determine how many bytes reside in the chip when an error occurs.

OLF1 SODL Most Significant Byte Full

This bit is set when the most significant byte in the SCSI Output Data Latch (SODL) contains data. The SCSI Output Data Latch (SODL) register is the interface between the DMA logic and the SCSI bus. In synchronous mode, data is transferred from the host bus to the SCSI Output Data Latch (SODL) register, and then to the SCSI Output Data Register (SODR, a hidden buffer register which is not accessible) before being sent to the SCSI bus. In asynchronous mode, data is transferred from the host bus to the SCSI Output Data Latch (SODL) register, and then to the SCSI bus. The SODR buffer register is not used for asynchronous transfers. It is possible to use this bit to determine how many bytes reside in the chip when an error occurs.

6

5

FF4 FIFO Flags bit 4

This is the most significant bit in the SCSI FIFO Flags field, with the rest of the bits in SCSI Status One (SSTAT1). For a complete description of this field, see the definition for SCSI Status One (SSTAT1), bits [7:4].

4

3

2

1

0

SPL1 Latched SCSI parity for SD[15:8]

This active high bit reflects the SCSI odd parity signal corresponding to the data latched into the most significant byte in the SCSI Input Data Latch (SIDL) register.

R Reserved

LDSC Last Disconnect

This bit is used in conjunction with the Connected (CON) bit in SCSI Control One (SCNTL1). It allows the user to detect the case in which a target device disconnects, and then some SCSI device selects or reselects the LSI53C875. If the Connected bit is asserted and the LDSC bit is asserted, a disconnect is indicated. This bit is set when the Connected bit in SCSI Control One (SCNTL1) is off. This bit is cleared when a Block Move instruction is executed while the Connected bit in SCSI Control One (SCNTL1) is on.


SDP1 SCSI SDP1 Signal

This bit represents the active high current state of the SCSI SDP1 parity signal. It is unlatched and may change as it is read.

Registers: 0x10-0x13 (0x90-0x93)

Data Structure Address (DSA)

Read/Write



DSA Data Structure Address

[31:0]

This 32-bit register contains the base address used for all table indirect calculations. The Data Structure Address (DSA) register is usually loaded prior to starting an I/O, but it is possible for a SCRIPTS Memory Move to load the DSA during the I/O.

During any Memory-to-Memory Move operation, the contents of this register are preserved. The power-up value of this register is indeterminate.

Register: 0x14 (0x94) Interrupt Status (ISTAT)

Read/Write

7	6	5	4	3	2	1	0
ABRT	SRST	SIGP	SEM	CON	INTF	SIP	DIP
0	0	0	0	0	0	0	0

This register is accessible by the host CPU while the LSI53C875 is executing SCRIPTS (without interfering in the operation of the function). It is used to poll for interrupts if hardware interrupts are disabled. Read this register after servicing an interrupt to check for stacked interrupts. For more information on interrupt handling refer to Chapter 2, "Functional Description."

ABRT Abort Operation

7

Setting this bit aborts the current operation under execution by the LSI53C875. If this bit is set and an interrupt is received, clear this bit before reading the DMA Status (DSTAT) register to prevent further aborted interrupts from being generated. The sequence to abort any operation is:

1. Set this bit.

- 2. Wait for an interrupt.
- 3. Read the Interrupt Status (ISTAT) register.
- If the SCSI Interrupt Pending bit is set, then read the SCSI Interrupt Status Zero (SIST0) or SCSI Interrupt Status One (SIST1) register to determine the cause of the SCSI Interrupt and go back to Step 2.
- 5. If the SCSI Interrupt Pending bit is clear, and the DMA Interrupt Pending bit is set, then write 0x00 value to this register.
- Read the DMA Status (DSTAT) register to verify the aborted interrupt and to see if any other interrupting conditions have occurred.

SRST Software Reset

6

Setting this bit resets the LSI53C875. All operating registers are cleared to their respective default values and all SCSI signals are deasserted. Setting this bit does not assert the SCSI RST/ signal. This reset does not clear the LSI53C700 Family Compatibility bit or any of the PCI configuration registers. This bit is not self-clearing; it must be cleared to clear the reset condition (a hardware reset also clears this bit).

SIGP Signal Process

5

SIGP is a R/W bit that can be written at any time, and polled and reset using Chip Test Two (CTEST2). The SIGP bit is used in various ways to pass a flag to or from a running SCRIPTS instruction.

The only SCRIPTS instruction directly affected by the SIGP bit is Wait for Selection/Reselection. Setting this bit causes that instruction to jump to the alternate address immediately. The instructions at the alternate jump address should check the status of SIGP to determine the cause of the jump. The SIGP bit is usable at any time and is not restricted to the wait for selection/reselection condition.

SEM Semaphore

4

The SCRIPTS processor may set this bit using a SCRIPTS register write instruction. An external processor may also set is while the LSI53C875 is executing a SCRIPTS operation. This bit enables the LSI53C875 to

notify an external processor of a predefined condition while SCRIPTS are running. The external processor may also notify the LSI53C875 of a predefined condition and the SCRIPTS processor may take action while SCRIPTS are executing.

CON Connected

3

This bit is automatically set any time the LSI53C875 is connected to the SCSI bus as an initiator or as a target. It is set after successfully completing selection or when the LSI53C875 responds to a bus-initiated selection or reselection. It is also set after the LSI53C875 wins arbitration when operating in low level mode. When this bit is clear, the LSI53C875 is not connected to the SCSI bus.

INTF Interrupt-on-the-Fly

2

This bit is asserted by an INTFLY instruction during SCRIPTS execution. SCRIPTS programs do not halt when the interrupt occurs. This bit can be used to notify a service routine, running on the main processor while the SCRIPTS processor is still executing a SCRIPTS program. If this bit is set when the Interrupt Status (ISTAT) register is read it is not automatically cleared. To clear this bit, write it to a one. The reset operation is self-clearing.

If the INTF bit is set but SIP or DIP are not set, do not attempt to read the other chip status registers. An Interrupt-on-the-Fly interrupt must be cleared before servicing any other interrupts indicated by SIP or DIP. This bit must be written to one in order to clear it after it has been set.

SIP SCSI Interrupt Pending

1

This status bit is set when an interrupt condition is detected in the SCSI portion of the LSI53C875.

The following conditions cause a SCSI interrupt to occur:

- A phase mismatch (initiator mode) or SATN/ becomes active (target mode)
- An arbitration sequence completes
- A selection or reselection time-out occurs
- The LSI53C875 is selected.

- The LSI53C875 is reselected
- A SCSI gross error occurs
- An unexpected disconnect occurs
- A SCSI reset occurs
- A parity error is detected
- The handshake-to-handshake timer is expired
- The general purpose timer is expired

To determine exactly which condition(s) caused the interrupt, read the SCSI Interrupt Status Zero (SIST0) and SCSI Interrupt Status One (SIST1) registers.

DIP DMA Interrupt Pending


0

This status bit is set when an interrupt condition is detected in the DMA portion of the LSI53C875. The following conditions cause a DMA interrupt to occur:

- A PCI parity error is detected
- A bus fault is detected
- An abort condition is detected
- A SCRIPTS instruction is executed in single step mode
- A SCRIPTS interrupt instruction is executed
- An illegal instruction is detected

To determine exactly which condition(s) caused the interrupt, read the DMA Status (DSTAT) register.

Register: 0x18 (0x98)
Chip Test Zero (CTEST0)
Read/Write



FMT Byte Empty in DMA FIFO

[7:0]

This was a general purpose read/write register in previous LSI53C8XX family chips. Although it is still a read/write register, LSI Logic reserves the right to use these bits for future LSI53C8XX family enhancements.

Register: 0x19 (0x99) Chip Test One (CTEST1)

Read Only

7			4	3			0		
	FMT	[3:0]		FFL[3:0]					
1	1	1	1	0	0	0	0		

FMT[3:0] Byte Empty in DMA FIFO

[7:4]

These bits identify the bottom bytes in the DMA FIFO that are empty. Each bit corresponds to a byte lane in the DMA FIFO. For example, if byte lane three is empty, then FMT3 is set. Since the FMT flags indicate the status of bytes at the bottom of the FIFO, if all FMT bits are set, the DMA FIFO is empty.

FFL[3:0] Byte Full in DMA FIFO

[3:0]

These status bits identify the top bytes in the DMA FIFO that are full. Each bit corresponds to a byte lane in the DMA FIFO. For example, if byte lane three is full then FFL3 is set. Since the FFL flags indicate the status of bytes at the top of the FIFO, if all FFL bits are set, the DMA FIFO is full.

Register: 0x1A (0x9A) Chip Test Two (CTEST2)

Read/Write

7	6	5	4	3	2	1	0
DDIR	SIGP	CIO	СМ	SRTCH	TEOP	DREQ	DACK
0	0	х	х	0	0	0	1

DDIR Data Transfer Direction

7

This status bit indicates which direction data is being transferred. When this bit is set, the data is transferred from the SCSI bus to the host bus. When this bit is clear, the data is transferred from the host bus to the SCSI bus.

SIGP Signal Process

This bit is a copy of the SIGP bit in the Interrupt Status (ISTAT) register (bit 5). The SIGP bit is used to signal a running SCRIPTS instruction. When this register is read, the SIGP bit in the Interrupt Status (ISTAT) register is cleared.

CIO Configured as I/O

5

6

This bit is defined as the Configuration I/O Enable Status bit. This read only bit indicates if the chip is currently enabled as I/O space. Both bits 4 and 5 are set if the chip is dual-mapped.

CM Configured as Memory

4

This bit is defined as the configuration memory enable status bit. This read only bit indicates if the chip is currently enabled as memory space. Both bits 4 and 5 are set if the chip is dual-mapped.

SRTCH SCRATCHA/B Operation

3

This bit controls the operation of the Scratch Register A (SCRATCHA) and Scratch Register B (SCRATCHB) registers. When it is set, SCRATCHB contains the RAM base address value from the PCI configuration RAM Base Address register. This is the base address for the 4 Kbyte internal RAM. In addition, the Scratch Register A (SCRATCHA) register displays the memory mapped based address of the chip operating registers. When this bit is cleared, the Scratch Register A (SCRATCHA) and Scratch Register B (SCRATCHB) registers return to normal operation.

Note:

Bit 3 is the only writable bit in this register. All other bits are read only. When modifying this register, all other bits must be written to zero. Do not execute a read-modify-write to this register.

TEOP SCSI True End of Process

2

This bit indicates the status of the LSI53C875's internal TEOP signal. The TEOP signal acknowledges the completion of a transfer through the SCSI portion of the LSI53C875. When this bit is set, TEOP is active. When this bit is clear, TEOP is inactive.

DREQ Data Request Status

This bit indicates the status of the LSI53C875's internal Data Request signal (DREQ). When this bit is set, DREQ is active. When this bit is clear, DREQ is inactive.

DACK Data Acknowledge Status

This bit indicates the status of the LSI53C875's internal Data Acknowledge signal (DACK/). When this bit is set, DACK/ is inactive. When this bit is clear, DACK/ is active.

Register: 0x1B (0x9B) Chip Test Three (CTEST3)

Read/Write

7			4	3	2	1	0
	\	/		FLF	CLF	FM	WRIE
х	х	х	х	0	0	0	0

V[3:0] Chip revision level

[7:4]

1

0

These bits identify the chip revision level for software purposes. The value should be the same as the lower nibble of the PCI Revision ID register, at address 0x08 in configuration space.

FLF Flush DMA FIFO

3

When this bit is set, data residing in the DMA FIFO is transferred to memory, starting at the address in the DMA Next Address (DNAD) register. The internal DMAWR signal, controlled by the Chip Test Five (CTEST5) register, determines the direction of the transfer. This bit is not self-clearing; clear it once the data is successfully transferred by the LSI53C875. Polling of FIFO flags is allowed during flush operations.

CLF Clear DMA FIFO

2

When this bit is set, all data pointers for the DMA FIFO are cleared. Any data in the FIFO is lost. After the LSI53C875 successfully clears the appropriate FIFO pointers and registers, this bit automatically clears. This bit does not clear the data visible at the bottom of the FIFO.

FM Fetch Pin Mode

When set, this bit causes the FETCH/ pin to deassert during indirect and table indirect read operations. FETCH/ is only active during the opcode portion of an instruction fetch. This allows the storage of SCRIPTS in a PROM while data tables are stored in RAM.

If this bit is not set, FETCH/ is asserted for all bus cycles during instruction fetches.

WRIE Write and Invalidate Enable

0

[31:0]

1

This bit, when set, causes the issuing of Memory Write and Invalidate commands on the PCI bus whenever legal. These conditions are described in detail in Chapter 3, "PCI Functional Description."

Registers: 0x1C-0x1F (0x9C-0x9F) Temporary (TEMP) Read/Write

31 0 **TFMP** Х Х Х $\mathbf{x} \mid \mathbf{x}$ Х Х Χ Х Х х Х Х Х $x \mid x$ Х Х Х Х Х Х x | х Х x l Х Х Х Х

TEMP Temporary

This 32-bit register stores the Return instruction address pointer from the Call instruction. The address pointer stored in this register is loaded into the DMA SCRIPTS Pointer (DSP) register when a Return instruction is executed. This address points to the next instruction to execute. Do not write to this register while the LSI53C875 is executing SCRIPTS.

During any Memory-to-Memory Move operation, the contents of this register are preserved. The power-up value of this register is indeterminate.

Register: 0x20 (0xA0)

DMA FIFO (DFIFO)

Read/Write

7 0											
				В	0						
	х	0	0	0	0	0	0	0			

BO[7:0] Byte Offset Counter

[7:0]

These bits, along with bits [1:0] in the Chip Test Five (CTEST5) register, indicate the amount of data transferred between the SCSI core and the DMA core. It is used to determine the number of bytes in the DMA FIFO when an interrupt occurs. These bits are unstable while data is being transferred between the two cores. Once the chip has stopped transferring data, these bits are stable.

The DMA FIFO (DFIFO) register counts the number of bytes transferred between the DMA core and the SCSI core. The DMA Byte Counter (DBC) register counts the number of bytes transferred across the host bus. The difference between these two counters represents the number of bytes remaining in the DMA FIFO.

The following steps determine how many bytes are left in the DMA FIFO when an error occurs, regardless of the transfer direction:

If the DMA FIFO size is set to 88 bytes:

- Subtract the seven least significant bits of the DMA Byte Counter (DBC) register from the 7-bit value of the DMA FIFO (DFIFO) register.
- 2. If the DMA FIFO size is set to 536 bytes (using bit 5 of the Chip Test Five (CTEST5) register), subtract the 10 least significant bits of the DMA Byte Counter (DBC) register from the 10-bit value of the DMA FIFO Byte Offset Counter, which consists of bits [1:0] in the Chip Test Five (CTEST5) register and bits [7:0] of the DMA FIFO (DFIFO) register.

 If the DMA FIFO size is set to 88 bytes, and the result with 0x7F for a byte count between 0 and 64.
 If the DMA FIFO size is set to 536 bytes, and the result with 0x3FF for a byte count between 0 and 536.

Note:

To calculate the total number of bytes in both the DMA FIFO and SCSI logic, see the section on Data Paths in Chapter 2, "Functional Description."

Register: 0x21 (0xA1) Chip Test Four (CTEST4)

Read/Write

7	6	5	4	3	2		0
BDIS	ZMOD	ZSD	SRTM	MPEE		FBL[2:0]	
0	0	0	0	0	0	0	0

BDIS Burst Disable

7

When set, this bit causes the LSI53C875 to perform back-to-back cycles for all transfers. When this bit is cleared, LSI53C875 back-to-back transfers for opcode fetches and burst transfers for data moves are performed.

ZMOD High Impedance Mode

6

Setting this bit causes the LSI53C875 to place all output and bidirectional pins into a high impedance state. In order to read data out of the LSI53C875, clear this bit. This bit is intended for board-level testing only. Do not set this bit during normal system operation.

ZSD SCSI Data High Impedance

5

Setting this bit causes the LSI53C875 to place the SCSI data bus SD[15:0] and the parity lines SDP[1:0] in a high impedance state. In order to transfer data on the SCSI bus, clear this bit.

SRTM Shadow Register Test Mode

4

Setting this bit allows access to the shadow registers used by Memory-to-Memory Move operations. When this bit is set, register accesses to the Temporary (TEMP) and Data Structure Address (DSA) registers are directed to the shadow copies STEMP (Shadow TEMP) and SDSA

(Shadow DSA). The registers are shadowed to prevent them from being overwritten during a Memory-to-Memory Move operation. The Data Structure Address (DSA) and Temporary (TEMP) registers contain the base address used for table indirect calculations, and the address pointer for a call or return instruction, respectively. This bit is intended for manufacturing diagnostics only and should not be set during normal operations.

MPEE Master Parity Error Enable

3

Setting this bit enables parity checking during master data phases. A parity error during a bus master read is detected by the LSI53C875. A parity error during a bus master write is detected by the target, and the LSI53C875 is informed of the error by the PERR/ pin being asserted by the target. When this bit is cleared, the LSI53C875 does not interrupt if a master parity error occurs. This bit is cleared at power-up.

FBL[2:0] FIFO Byte Control

[2:0]

FBL2	FBL1	FBL0	DMA FIFO Byte Lane	Pins
0	х	х	Disabled	N/A
1	1 0		0	D[7:0]
1	0	0	1	D[15:8]
1	1 0		2	D[23:16]
1	1 0		3	D[31:24]

These bits steer the contents of the Chip Test Six (CTEST6) register to the appropriate byte lane of the 32-bit DMA FIFO. If the FBL2 bit is set, then FBL1 and FBL0 determine which of four byte lanes can be read or written. When cleared, the byte lane read or written is determined by the current contents of the DMA Next Address (DNAD) and DMA Byte Counter (DBC) registers. Each of the four bytes that make up the 32-bit DMA FIFO is accessed by writing these bits to the proper value. For normal operation, FBL2 must equal zero.

Register: 0x22 (0xA2)
Chip Test Five (CTEST5)

Read/Write

7	6	5	4	3	2	1	0
ADCK	BBCK	DFS	MASR	DDIR	BL2	BO[[9:8]
0	0	0	0	0	х	х	х

ADCK Clock Address Incrementor

Setting this bit increments the address pointer contained in the DMA Next Address (DNAD) register. The DMA Next Address (DNAD) register is incremented based on the DNAD contents and the current DBC value. This bit automatically clears itself after incrementing the DMA Next Address (DNAD) register.

BBCK Clock Byte Counter

Setting this bit decrements the byte count contained in the 24-bit DMA Byte Counter (DBC) register. It is decremented based on the DBC contents and the current DNAD value. This bit automatically clears itself after decrementing the DMA Byte Counter (DBC) register.

6

5

3

DFS DMA FIFO Size

This bit controls the size of the DMA FIFO. When clear, the DMA FIFO appears as only 88 bytes deep. When set, the DMA FIFO size increases to 536 bytes. Using an 88-byte FIFO allows software written for other LSI53C8XX family chips to properly calculate the number of bytes residing in the chip after a target disconnect. The default value of this bit is zero.

MASR Master Control for Set or Reset Pulses

This bit controls the operation of bit 3. When this bit is set, bit 3 asserts the corresponding signals. When this bit is cleared, bit 3 deasserts the corresponding signals. Do not change this bit and bit 3 in the same write cycle.

DDIR DMA Direction

Setting this bit either asserts or deasserts the internal DMA Write (DMAWR) direction signal depending on the current status of the MASR bit in this register. Asserting

the DMAWR signal indicates that data is transferred from the SCSI bus to the host bus. Deasserting the DMAWR signal transfers data from the host bus to the SCSI bus.

BL2 Burst Length

2

This bit works with bits 6 and 7 in the DMA Mode (DMODE) register to determine the burst length. For complete definitions of this field, refer to the descriptions of DMA Mode (DMODE) bits 6 and 7. This bit is disabled if an 88-byte FIFO is selected by clearing the DMA FIFO size bit.

BO[9:8] Byte Offset

[1:0]

These are the upper two bits of the DMA FIFO byte offset counter. The entire field is described under the DMA FIFO (DFIFO) register, bits [7:0].

Register: 0x23 (0xA3) Chip Test Six (CTEST6)

Read/Write

7											
			D	F							
0	0	0	0	0	0	0	0				

DF[7:0] DMA FIFO

[7:0]

Writing to this register writes data to the appropriate byte lane of the DMA FIFO as determined by the FBL bits in the Chip Test Four (CTEST4) register. Reading this register unloads data from the appropriate byte lane of the DMA FIFO as determined by the FBL bits in the Chip Test Four (CTEST4) register. Data written to the FIFO is loaded into the top of the FIFO. Data read out of the FIFO is taken from the bottom. To prevent DMA data from being corrupted, this register should not be accessed before starting or restarting SCRIPTS operation. Write this register only when testing the DMA FIFO using the Chip Test Four (CTEST4) register. Writes to this register while the test mode is not enabled produces unexpected results.

Registers: 0x24-0x26 (0xA4-0xA6)

DMA Byte Counter (DBC)

Read/Write

	23	23 0																						
	DBC																							
ľ	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

DBC DMA Byte Counter

[23:0]

This 24-bit register determines the number of bytes transferred in a Block Move instruction. While sending data to the SCSI bus, the counter is decremented as data is moved into the DMA FIFO from memory. While receiving data from the SCSI bus, the counter is decremented as data is written to memory from the LSI53C875. The DBC counter is decremented each time data is transferred on the PCI bus. It is decremented by an amount equal to the number of bytes that are transferred.

The maximum number of bytes that can be transferred in any one Block Move command is 16,777,215 bytes. The maximum value that can be loaded into the DMA Byte Counter (DBC) register is 0xFFFFFF. If the instruction is a Block Move and a value of 0x000000 is loaded into the DMA Byte Counter (DBC) register, an illegal instruction interrupt occurs if the LSI53C875 is not in target mode, Command phase.

The DMA Byte Counter (DBC) register is also used to hold the least significant 24 bits of the first Dword of a SCRIPTS fetch, and to hold the offset value during table indirect I/O SCRIPTS. For a complete description, see Chapter 6, "Instruction Set of the I/O Processor." The power-up value of this register is indeterminate.

Register: 0x27 (0xA7)
DMA Command (DCMD)

Read/Write

	7 0										
DCMD											
	x x x x x x x										

DCMD DMA Command

[7:0]

This 8-bit register determines the instruction for the LSI53C875 to execute. This register has a different format for each instruction. For complete descriptions, see Chapter 6, "Instruction Set of the I/O Processor."

Registers: 0x28-0x2B (0xA8-0xAB)
DMA Next Address (DNAD)

Read/Write

DNAD

DNAD DMA Next Address

[31:0]


This 32-bit register contains the general purpose address pointer. At the start of some SCRIPTS operations, its value is copied from the DSPS register. Its value may not be valid except in certain abort conditions. The default value of this register is zero.

Do not use this register to determine data addresses during a Phase Mismatch interrupt, as its value is not always correct for this use. Use the DMA Byte Counter (DBC), DMA FIFO (DFIFO), and DMA SCRIPTS Pointer Save (DSPS) registers to calculate residual byte counts and addresses as described in Section 2.5.8.1, "Data Paths," in Chapter 2, "Functional Description."

Registers: 0x2C-0x2F (0xAC-0xAF)

DMA SCRIPTS Pointer (DSP)

Read/Write



DSP DMA SCRIPTS Pointer

[31:0]

To execute SCSI SCRIPTS, the address of the first SCRIPTS instruction must be written to this register. In normal SCRIPTS operation, once the starting address of the SCRIPT is written to this register, SCRIPTS are automatically fetched and executed until an interrupt condition occurs.

In single step mode, there is a single step interrupt after each instruction is executed. The DMA SCRIPTS Pointer (DSP) register does not need to be written with the next address, but the Start DMA bit (bit 2, DMA Control (DCNTL) register) must be set each time the step interrupt occurs to fetch and execute the next SCRIPTS command. When writing this register eight bits at a time, writing the upper eight bits begins execution of SCSI SCRIPTS. The default value of this register is zero.

Registers: 0x30-0x33 (0xB0-0xB3)
DMA SCRIPTS Pointer Save (DSPS)
Read/Write

31 0 DSPS Х x Х х х x x $x \mid x \mid x$ x х Х Х Х $x \mid x$ Х Х Х Х Х

DSPS DMA SCRIPTS Pointer Save [31:0]

This register contains the second Dword of a SCRIPTS instruction. It is overwritten each time a SCRIPTS instruction is fetched. When a SCRIPTS interrupt instruction is executed, this register holds the interrupt vector. The power-up value of this register is indeterminate.

Registers: 0x34-0x37 (0xB4-0xB7)

Scratch Register A (SCRATCHA)

Read/Write

31																															0
														S	CRA	TCI	ΗA														
х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

SCRATCHA Scratch Register A

[31:0]

This is a general purpose, user-definable scratch pad register. Apart from CPU access, only Register Read/Write and Memory Moves into the SCRATCH register alter its contents. The LSI53C875 cannot fetch SCRIPTS instructions from this location. When bit 3 in the Chip Test Two (CTEST2) register is set, this register contains the memory-mapped base address of the operating registers. Setting Chip Test Two (CTEST2) bit 3 only causes the base address to appear in this register. Any information that was previously in the register remains intact. Any writes to this register while Chip Test Two (CTEST2), bit 3 is set passes through to the actual Scratch Register A (SCRATCHA) register. The power-up value of this register is indeterminate.

Register: 0x38 (0xB8)
DMA Mode (DMODE)

Read/Write

7	6	5	4	3	2	1	0
BL	[1:0]	SIOM	DIOM	ERL	ERMP	BOF	MAN
0	0	0	0	0	0	0	0

BL[1:0] Burst Length

[7:6]

These bits control the maximum number of transfers performed per bus ownership, regardless of whether the transfers are back-to-back, burst, or a combination of both. The LSI53C875 asserts the Bus Request (REQ/) output when the DMA FIFO can accommodate a transfer of at least one burst size of data. Bus Request (REQ/) is also asserted during start-of-transfer and end-of-transfer cleanup and alignment, even if less than a full burst of transfers is performed. The LSI53C875 inserts a "fairness delay" of four CLKs between burst length transfers (as set

in BL[1:0]) during normal operation. The fairness delay is not inserted during PCI retry cycles. This gives the CPU and other bus master devices the opportunity to access the PCI bus between bursts.

BL2 (CTEST5 Bit 2)	BL1	BL0	Burst Length Transfers
0	0	0	2
0	0	1	4
0	1	0	8
0	1	1	16
1	0	0	32 ¹
1	0	1	64 ¹
1	1	0	128 ¹
1	1	1	Reserved

^{1.} Only valid if the FIFO size is set to 536 bytes.

SIOM Source I/O-Memory Enable

5

This bit is defined as an I/O Memory Enable bit for the source address of a Memory Move or Block Move Command. If this bit is set, then the source address is in I/O space; and if cleared, then the source address is in memory space.

This function is useful for register-to-memory operations using the Memory Move instruction when the LSI53C875 is I/O mapped. Bits 4 and 5 of the Chip Test Two (CTEST2) register are used to determine the configuration status of the LSI53C875.

DIOM Destination I/O-Memory Enable

4

This bit is defined as an I/O Memory Enable bit for the destination address of a Memory Move or Block Move Command. If this bit is set, then the destination address is in I/O space; and if cleared, then the destination address is in memory space.

This function is useful for memory-to-register operations using the Memory Move instruction when the LSI53C875 is I/O mapped. Bits 4 and 5 of the Chip Test Two (CTEST2) register are used to determine the configuration status of the LSI53C875.

ERL Enable Read Line

This bit enables a PCI Read Line command. If PCI cache mode is enabled by setting bits in the PCI Cache Line Size register, this chip issues a Read Line command on all read cycles if other conditions are met. For more information on these conditions, refer to Chapter 3, "PCI Functional Description."

ERMP Enable Read Multiple

2

3

This bit causes Read Multiple commands to be issued on the PCI bus after certain conditions have been met. These conditions are described in Chapter 3, "PCI Functional Description."

BOF Burst Opcode Fetch Enable

1

Setting this bit causes the LSI53C875 to fetch instructions in burst mode. Specifically, the chip bursts in the first two Dwords of all instructions using a single bus ownership. If the instruction is a Memory-to-Memory Move type, the third Dword is accessed in a subsequent bus ownership. If the instruction is an indirect type, the additional Dword is accessed in a subsequent bus ownership. If the instruction is a table indirect block move type, the chip accesses the remaining two Dwords in a subsequent bus ownership, thereby fetching the four Dwords required in two bursts of two Dwords each. This bit has no effect if SCRIPTS instruction prefetching is enabled.

MAN Manual Start Mode

0

Setting this bit prevents the LSI53C875 from automatically fetching and executing SCSI SCRIPTS when the DMA SCRIPTS Pointer (DSP) register is written. When this bit is set, the Start DMA bit in the DMA Control (DCNTL) register must be set to begin SCRIPTS execution. Clearing this bit causes the LSI53C875 to automatically begin fetching and executing SCSI SCRIPTS when the DMA SCRIPTS Pointer (DSP) register is written. This bit normally is not used for SCSI SCRIPTS operations.

Register: 0x39 (0xB9) DMA Interrupt Enable (DIEN)

Read/Write

7	6	5	4	3	2	1	0
R	MDPE	BF	ABRT	SSI	SIR	R	IID
х	0	0	0	0	0	х	0

R	Reserved	7
MDPE	Master Data Parity Error	6
BF	Bus Fault	5
ABRT	Aborted	4
SSI	Single-step Interrupt	3
SIR	SCRIPTS Interrupt Instruction Received	2
EBPE	Extended Byte Parity Enable (LSI53C875N only)	1
IID	Illegal Instruction Detected	0

This register contains the interrupt mask bits corresponding to the interrupting conditions described in the DMA Status (DSTAT) register. An interrupt is masked by clearing the appropriate mask bit. Masking an interrupt prevents IRQ/ from being asserted for the corresponding interrupt, but the status bit is still set in the DMA Status (DSTAT) register. Masking an interrupt does not prevent the ISTAT DIP from being set. All DMA interrupts are considered fatal, therefore SCRIPTS stops running when this condition occurs, whether or not the interrupt is masked. Setting a mask bit enables the assertion of IRQ/ for the corresponding interrupt. (A masked nonfatal interrupt does not prevent unmasked or fatal interrupts from getting through; interrupt stacking begins when either the ISTAT SIP or DIP bit is set.)

The IRQ/ output is latched. Once asserted, it will remain asserted until the interrupt is cleared by reading the appropriate status register. Masking an interrupt after the IRQ/ output is asserted does not cause deassertion of IRQ/.

For more information on interrupts, see Chapter 2, "Functional Description."

Register: 0x3A (0xBA) Scratch Byte Register (SBR)

Read/Write

This is a general purpose register. Apart from CPU access, only register Read/Write and Memory Moves into this register will alter its contents. The default value of this register is zero. This register was called the DMA Watchdog Timer on previous LSI53C8XX family products.

Register: 0x3B (0xBB)
DMA Control (DCNTL)

Read/Write

7	6	5	4	3	2	1	0
CLSE	PFF	PFEN	SSM	IRQM	STD	IRQD	COM
0	0	0	0	0	0	0	0

CLSE Cache Line Size Enable

7

Setting this bit enables the LSI53C875 to sense and react to cache line boundaries set up by the DMODE or PCI Cache Line Size register, whichever contains the smaller value. Clearing this bit disables the cache line size logic and the LSI53C875 monitors the cache line size using the DMA Mode (DMODE) register.

PFF Prefetch Flush

6

Setting this bit causes the prefetch unit to flush its contents. The bit clears after the flush is complete.

PFEN Prefetch Enable

5

Setting this bit enables the prefetch unit if the burst size is equal to or greater than four. For more information on SCRIPTS instruction prefetching, see Chapter 2, "Functional Description."

SSM Single Step Mode

4

Setting this bit causes the LSI53C875 to stop after executing each SCRIPTS instruction, and generates a single step interrupt. When this bit is cleared, the LSI53C875 does not stop after each instruction. It

continues fetching and executing instructions until an interrupt condition occurs. For normal SCSI SCRIPTS operation, keep this bit clear. To restart the LSI53C875 after it generates a SCRIPTS Step interrupt, read the Interrupt Status (ISTAT) and DMA Status (DSTAT) registers to recognize and clear the interrupt. Then set the START DMA bit in this register.

IRQM IRQ Mode

3

When set, this bit will enable a totem pole driver for the IRQ pin. When cleared, this bit enables an open drain driver for the IRQ pin with a internal weak pull-up. This bit is reset at power up. The bit should remain cleared to retain full PCI compliance.

STD Start DMA Operation

2

The LSI53C875 fetches a SCSI SCRIPTS instruction from the address contained in the DMA SCRIPTS Pointer (DSP) register when this bit is set. This bit is required if the LSI53C875 is in one of the following modes:

- Manual start mode Bit 0 in the DMA Mode (DMODE) register is set
- Single step mode Bit 4 in the DMA Control (DCNTL) register is set

When the LSI53C875 is executing SCRIPTS in manual start mode, the Start DMA bit must to be set to start instruction fetches, but need not be set again until an interrupt occurs. When the LSI53C875 is in single step mode, the Start DMA bit needs to be set to restart execution of SCRIPTS after a single step interrupt.

IRQD IRQ Disable

1

Setting this bit disables the IRQ pin. Clearing the bit enables normal operation. As with any other register other than ISTAT, this register cannot be accessed except by a SCRIPTS instruction during SCRIPTS execution. For more information on the use of this bit in interrupt handling, see Chapter 2, "Functional Description."

COM LSI53C700 Family Compatibility

When the COM bit is cleared, the LSI53C875 behaves in a manner compatible with the LSI53C700 family; selection/reselection IDs are stored in both the SCSI Selector ID (SSID) and SCSI First Byte Received (SFBR) registers.

When this bit is set, the ID is stored only in the SCSI Selector ID (SSID) register, protecting the SFBR from being overwritten if a selection/reselection occurs during a DMA register-to-register operation. This bit is not affected by a software reset.

Register: 0x3C-0x3F (0xBC-0xBF)

Adder Sum Output (ADDER)

Read Only

	31																															0
																ADI	DER	}														
ĺ	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

ADDER Adder Sum Output

[31:0]

This register contains the output of the internal adder, and is used primarily for test purposes. The power-up value for this register is indeterminate.

Register: 0x40 (0xC0)

SCSI Interrupt Enable Zero (SIEN0)

Read/Write

7	6	5	4	3	2	1	0
M/A	CMP	SEL	RSL	SGE	UDC	RST	PAR
0	0	0	0	0	0	0	0

This register contains the interrupt mask bits corresponding to the interrupting conditions described in the SCSI Interrupt Status Zero (SIST0) register. An interrupt is masked by clearing the appropriate mask bit. For more information on interrupts, see Chapter 2, "Functional Description."

M/A SCSI Phase Mismatch - Initiator Mode; SCSI ATN Condition - Target Mode

In initiator mode, this bit is set when the SCSI phase asserted by the target and sampled during SREQ/ does not match the expected phase in the SCSI Output Control Latch (SOCL) register. This expected phase is automatically written by SCSI SCRIPTS. In target mode, this bit is set when the initiator has asserted SATN/. See the Disable Halt on Parity Error or SATN/ Condition bit in the SCSI Control One (SCNTL1) register for more information on when this status is actually raised.

CMP Function Complete

6

7

Full arbitration and selection sequence is completed.

SEL Selected

5

Indicates the LSI53C875 is selected by a SCSI target device. Set the Enable Response to Selection bit in the SCSI Chip ID (SCID) register for this to occur.

RSL Reselected

4

Indicates the LSI53C875 is reselected by a SCSI initiator device. Set the Enable Response to Reselection bit in the SCSI Chip ID (SCID) register for this to occur.

SGE SCSI Gross Error

3

The following conditions are considered SCSI Gross Errors:

- Data underflow reading the SCSI FIFO when no data is present.
- Data overflow writing to the SCSI FIFO while it is full
- Offset underflow receiving an SACK/ pulse in target mode before the corresponding SREQ/ is set.
- Offset overflow receiving an SREQ/ pulse in the initiator mode, and exceeding the maximum offset (defined by the MO[3:0] bits in the SCSI Transfer (SXFER) register).
- A phase change in the initiator mode, with an outstanding SREQ/SACK/ offset.

 Residual data in SCSI FIFO – starting a transfer other than synchronous data receive with data left in the SCSI synchronous receive FIFO.

UDC Unexpected Disconnect

2

This condition only occurs in the initiator mode. It happens when the target to which the LSI53C875 is connected disconnects from the SCSI bus unexpectedly. See the SCSI Disconnect Unexpected bit in the SCSI Control Two (SCNTL2) register for more information on expected versus unexpected disconnects. Any disconnect in low level mode causes this condition.

RST SCSI Reset Condition

1

Indicates assertion of the SRST/ signal by the LSI53C875 or any other SCSI device. This condition is edge-triggered, so multiple interrupts cannot occur because of a single SRST/ pulse.

PAR SCSI Parity Error

0

Indicates detection of a parity error while receiving or sending SCSI data. See the Disable Halt on Parity Error or SATN/ Condition bits in the SCSI Control One (SCNTL1) register for more information on when this condition is actually raised.

Register: 0x41 (0xC1)

SCSI Interrupt Enable One (SIEN1)

Read/Write

7				3	2	1	0
		R			STO	GEN	HTH
х	х	х	х	х	0	0	0

This register contains the interrupt mask bits corresponding to the interrupting conditions described in the SCSI Interrupt Status One (SIST1) register. An interrupt is masked by clearing the appropriate mask bit. For more information on interrupts, refer to Chapter 2, "Functional Description."

R Reserved [7:3]

STO Selection or Reselection Time-out

2

The SCSI device which the LSI53C875 is attempting to select or reselect does not respond within the programmed time-out period. See the description of the SCSI Timer Zero (STIME0) register bits [3:0] for more information on the time-out timer.

GEN General Purpose Timer Expired

1

The general purpose timer is expired. The time measured is the time between enabling and disabling of the timer. See the description of the SCSI Timer One (STIME1) register, bits [3:0], for more information on the general purpose timer.

HTH Handshake-to-Handshake Timer Expired

0

The handshake-to-handshake timer is expired. The time measured is the SCSI Request-to-Request (target) or Acknowledge-to-Acknowledge (initiator) period. See the description of the SCSI Timer Zero (STIME0) register, bits [7:4], for more information on the handshake-to-handshake timer.

Register: 0x42 (0xC2)

SCSI Interrupt Status Zero (SIST0)

Read Only

7	6	5	4	3	2	1	0
M/A	CMP	SEL	RSL	SGE	UDC	RST	PAR
0	0	0	0	0	0	0	0

Reading the SCSI Interrupt Status Zero (SIST0) register returns the status of the various interrupt conditions, whether they are enabled in the SCSI Interrupt Enable Zero (SIEN0) register or not. Each bit set indicates occurrence of the corresponding condition. Reading the SIST0 clears the interrupt status.

Reading this register clears any bits that are set at the time the register is read, but does not necessarily clear the register because additional interrupts may be pending (the LSI53C875 stacks interrupts). SCSI interrupt conditions are individually masked through the SCSI Interrupt Enable Zero (SIEN0) register.

When performing consecutive 8-bit reads of the DMA Status (DSTAT), SCSI Interrupt Status Zero (SIST0), and SCSI Interrupt Status One (SIST1) registers (in any order), insert a delay equivalent to 12 CLK periods between the reads to ensure the interrupts clear properly. Also, if reading the registers when both the ISTAT SIP and DIP bits may not be set, read the SCSI Interrupt Status Zero (SIST0) and SCSI Interrupt Status One (SIST1) registers before the DMA Status (DSTAT) register to avoid missing a SCSI interrupt. For more information on interrupts, refer to Chapter 2, "Functional Description."

M/A Initiator Mode: Phase Mismatch; Target Mode: SATN/ Active

In initiator mode, this bit is set if the SCSI phase asserted by the target does not match the instruction. The phase is sampled when SREQ/ is asserted by the target. In target mode, this bit is set when the SATN/ signal is asserted by the initiator.

CMP Function Complete

This bit is set when an arbitration only or full arbitration sequence is completed.

SEL Selected

This bit is set when the LSI53C875 is selected by another SCSI device. The Enable Response to Selection bit must be set in the SCSI Chip ID (SCID) register (and the RESPID register must hold the chip's ID) for the LSI53C875 to respond to selection attempts.

RSL Reselected

This bit is set when the LSI53C875 is reselected by another SCSI device. The Enable Response to Reselection bit must be set in the SCSI Chip ID (SCID) register (and the RESPID register must hold the chip's ID) for the LSI53C875 to respond to reselection attempts.

SGE SCSI Gross Error

This bit is set when the LSI53C875 encounters a SCSI Gross Error Condition. The following conditions can result in a SCSI Gross Error Condition:

 Data Underflow – reading the SCSI FIFO when no data is present.

7

6

5

4

- Data Overflow writing too many bytes to the SCSI FIFO, or the synchronous offset causes overwriting the SCSI FIFO.
- Offset Underflow the LSI53C875 is operating in target mode and a SACK/ pulse is received when the outstanding offset is zero.
- Offset Overflow the other SCSI device sends a SREQ/ or SACK/ pulse with data which exceeds the maximum synchronous offset defined by the SCSI Transfer (SXFER) register.
- A phase change occurs with an outstanding synchronous offset when the LSI53C875 is operating as an initiator.
- Residual data in the synchronous data FIFO a transfer other than synchronous data receive is started with data left in the synchronous data FIFO.

UDC Unexpected Disconnect

2

This bit is set when the LSI53C875 is operating in the initiator mode and the target device unexpectedly disconnects from the SCSI bus. This bit is only valid when the LSI53C875 operates in the initiator mode. When the LSI53C875 operates in low level mode, any disconnect causes an interrupt, even a valid SCSI disconnect. This bit is also set if a selection time-out occurs (it may occur before, at the same time, or stacked after the STO interrupt, since this is not considered an expected disconnect).

RST SCSI RST/ Received

1

This bit is set when the LSI53C875 detects an active SRST/ signal, whether the reset is generated external to the chip or caused by the Assert SRST/ bit in the SCSI Control One (SCNTL1) register. The SCSI reset detection logic is edge-sensitive, so that multiple interrupts are not generated for a single assertion of the SRST/ signal.

PAR Parity Error

0

This bit is set when the LSI53C875 detects a parity error while receiving SCSI data. The Enable Parity Checking bit (bit 3 in the SCSI Control Zero (SCNTL0) register) must be set for this bit to become active. The LSI53C875 always generates parity when sending SCSI data.

Register: 0x43 (0xC3)

SCSI Interrupt Status One (SIST1)

Reserved

Read Only

R

7				3	2	1	0
		R			STO	GEN	HTH
х	х	х	х	х	0	0	0

Reading the SCSI Interrupt Status One (SIST1) register returns the status of the various interrupt conditions, whether they are enabled in the SCSI Interrupt Enable One (SIEN1) register or not. Each bit that is set indicates an occurrence of the corresponding condition.

Reading the SCSI Interrupt Status One (SIST1) clears the interrupt condition.

STO	Selection or Reselection Time-out The SCSI device which the LSI53C875 is attempting to select or reselect does not respond within the programmed time-out period. See the description of the SCSI Timer Zero (STIME0) register, bits [3:0], for more information on the time-out timer.
GEN	General Purpose Timer Expired 1 This bit is set when the general purpose timer expires. The time measured is the time between enabling and disabling of the timer. See the description of the SCSI Timer One (STIME1) register, bits [3:0], for more information on the general purpose timer.
нтн	Handshake-to-Handshake Timer Expired 0 This bit is set when the handshake-to-handshake timer expires. The time measured is the SCSI Request-to-Request (target) or Acknowledge-to-Acknowledge (initiator) period. See the description of the SCSI Timer Zero (STIME0) register, bits [7:4], for more information on the handshake-to-handshake timer.

[7:3]

Register: 0x44 (0xC4)

SCSI Longitudinal Parity (SLPAR)

Read/Write

	7							0
SLPAR								
	х	х	х	х	х	х	х	х

SLPAR SCSI Longitudinal Parity

[7:0]

The SCSI Longitudinal Parity (SLPAR) register consists of two multiplexed bytes; other register bit settings determine what is displayed at this memory location at any given time. When bit 5 in the SCSI Control Two (SCNTL2) (SLPMD) register is cleared, the chip XORs the high and low bytes of the SCSI Longitudinal Parity (SLPAR) register together to give a single byte value which is displayed in the SCSI Longitudinal Parity (SLPAR) register. If the SLPMD bit is set, then the SCSI Longitudinal Parity (SLPAR) register shows either the high byte or the low byte of the SLPAR word. The SLPAR High Byte Enable bit, SCSI Control Two (SCNTL2) bit 4, determines which byte of the SCSI Longitudinal Parity (SLPAR) register is visible on the SCSI Longitudinal Parity (SLPAR) register at any given time. If this bit is cleared, the SCSI Longitudinal Parity (SLPAR) register contains the low byte of the SLPAR word; if it is set, the SCSI Longitudinal Parity (SLPAR) register contains the high byte of the SLPAR word.

This register performs a bytewise longitudinal parity check on all SCSI data received or sent through the SCSI core. If one of the bytes received or sent (usually the last) is the set of correct even parity bits, SCSI Longitudinal Parity (SLPAR) should go to zero (assuming it started at zero). As an example, suppose that the following three data bytes and one check byte are received from the SCSI bus (all signals are shown active HIGH):

Data Bytes	Running SLPAR				
_	00000000				
1. 11001100	11001100 (XOR of word 1)				
2. 01010101	10011001 (XOR of word 1 and 2)				
3. 00001111	10010110 (XOR of word 1, 2 and 3) Even Parity				
4. 10010110	00000000				

A one in any bit position of the final SLPAR value would indicate a transmission error.

The SCSI Longitudinal Parity (SLPAR) register is also used to generate the check bytes for SCSI send operations. If the SCSI Longitudinal Parity (SLPAR) register contains all zeros prior to sending a block move, it contains the appropriate check byte at the end of the block move. This byte must then be sent across the SCSI bus.

Note: Writing any value to this register resets it to zero.

The longitudinal parity checks are meant to provide an added measure of SCSI data integrity and are entirely optional. This register does not latch SCSI selection/reselection IDs under any circumstances. The default value of this register is zero.

Register: 0x45 (0xC5) SCSI Wide Residue (SWIDE)

Read/Write

7	SWIDE x x x x x	0						
SWIDE								
х	х	х	х	х	х	х	х	

SWIDE SCSI Wide Residue

[7:0]

After a wide SCSI data receive operation, this register contains a residual data byte if the last byte received was never sent across the DMA bus. It represents either the first data byte of a subsequent data transfer, or it is a residue byte which should be cleared when an Ignore

Wide Residue message is received. It may also be an overrun data byte. The power-up value of this register is indeterminate.

Register: 0x46 (0xC6)

Memory Access Control (MACNTL)

Read/Write

7			4	3	2	1	0
	TYP				DRD	PSCPT	SCPTS
1	1	1	1	0	0	0	0

TYP[3:0] Chip Type

[7:4]

These bits identify the chip type for software purposes. This technical manual applies to devices that have these bits set to 0x07.

Bits 3 through 0 of this register are used to determine if an external bus master access is to local or far memory. When bits 3 through 0 are set, the corresponding access is considered local and the MAC/_TESTOUT pin is driven high. When these bits are clear, the corresponding access is to far memory and the MAC/_TESTOUT pin is driven low. This function is enabled after a Transfer Control SCRIPTS instruction is executed.

DWR DataWR

3

This bit is used to define if a data write is considered to be a local memory access.

DRD DataRD

2

This bit is used to define if a data read is considered to be a local memory access.

PSCPT Pointer SCRIPTS

1

This bit is used to define if a pointer to a SCRIPTS indirect or table indirect fetch is considered to be a local memory access.

SCPTS SCRIPTS

0

This bit is used to define if a SCRIPTS fetch is considered to be a local memory access.

Register: 0x47 (0xC7)

General Purpose Pin Control (GPCNTL)

Read/Write

7	6	5	4		2	1	0
ME	FE	R	GPIO			GPIO	
0	0	х	0	1	1	1	1

This register is used to determine if the pins controlled by the General Purpose (GPREG) register are inputs or outputs. Bits [4:0] in GPCNTL correspond to bits [4:0] in the General Purpose (GPREG) register. When the bits are enabled as inputs, an internal pull-up is also enabled.

ME Master Enable

7 GPIO1 if

The internal bus master signal is presented on GPIO1 if this bit is set, regardless of the state of bit 1 (GPIO1_EN).

FE Fetch Enable

6

The internal opcode fetch signal is presented on GPIO0 if this bit is set, regardless of the state of bit 0 (GPIO0_EN).

R Reserved

5

GPIO4_EN[4:2]

GPIO Enable

[4:2]

The General purpose control, corresponding to bits [4:2] in the General Purpose (GPREG) register and pins 60, 59, and 57. GPIO4 powers up as a general purpose output, and GPIO[3:2] power-up as general purpose inputs.

GPIO1_EN[1:0]

GPIO Enable

[1:0]

These bits power-up set, causing the GPIO1 and GPIO0 pins to become inputs. Clearing these bits causes GPIO[1:0] to become outputs.

Register: 0x48 (0xC8) SCSI Timer Zero (STIME0)

Read/Write

7			4	3			0
	HTH	[3:0]		SEL[3:0]			
0	0	0	0	0	0	0	0

HTH Handshake-to-Handshake Timer Period

These bits select the handshake-to-handshake time-out period, the maximum time between SCSI handshakes (SREQ/ to SREQ/ in target mode, or SACK/ to SACK/ in initiator mode). When this timing is exceeded, an interrupt is generated and the HTH bit in the SCSI Interrupt Status One (SIST1) register is set. The following table contains time-out periods for the Handshake-to-Handshake Timer, the Selection/Reselection Timer (bits [3:0]), and the General Purpose Timer (SCSI Timer One (STIME1), bits [3:0]. For a more detailed explanation of interrupts, refer to Chapter 2, "Functional Description."

[7:4]

HTH [7:4]	Minimum 7	Γime-out ¹		
SEL [3:0] GEN [3:0]	40 MHz/80 MHz	50 MHz		
0000	Disabled	Disabled		
0001	125 μs	100 μs		
0010	250 μs	200 μs		
0011	500 μs	400 μs		
0100	1 ms	800 μs		
0101	2 ms	1.6 ms		
0110	4 ms	3.2 ms		
0111	8 ms	6.4 ms		
1000	16 ms	12.8 ms		
1001	32 ms	25.6 ms		
1010	64 ms	51.2 ms		
1011	128 ms	102.4 ms		
1100	256 ms	204.8 ms		
1101	512 ms	409.6 ms		
1110	1.024 s	819.2 ms		
1111	2.048 s	1.6384 s		

These values will be correct if the CCF bits in the SCSI Control Three (SCNTL3) register are set according to the valid combinations in the bit description.

SEL Selection Time-Out

[3:0]

These bits select the SCSI selection/reselection time-out period. When this timing (plus the 200 μs selection abort time) is exceeded, the STO bit in the SCSI Interrupt Status One (SIST1) register is set. For a more detailed explanation of interrupts, refer to Chapter 2, "Functional Description."

Register: 0x49 (0xC9) SCSI Timer One (STIME1)

Read/Write

7	6	5	4	3			0
R	HTHBA	GENSF	HTHSF		GEN	I[3:0]	
х	0	0	0	0	0	0	0

R	Reserved 7	,
НТНВА	Handshake-to-Handshake Timer Bus Activity Enable Setting this bit causes this timer to begin testing for SCSI REQ/ACK activity as soon as SBSY/ is asserted, regardless of the agents participating in the transfer.	i
GENSF	General Purpose Timer Scale Factor Setting this bit causes this timer to shift by a factor of 16	

HTH [7:4]	Minimum Time-out ¹ (50 MHz Clock)						
SEL [3:0] GEN [3:0]	GENSF = 0	GENSF = 1					
0000	Disabled	Disabled					
0001	100 μs	1.6 ms					
0010	200 μs	3.2 ms					
0011	400 μs	6.4 ms					
0100	800 µs	12.8 ms					
0101	1.6 ms	25.6 ms					
0110	3.2 ms	51.2 ms					
0111	6.4 ms	102.4 ms					
1000	12.8 ms	204.8 ms					
1001	25.6 ms	409.6 ms					
1010	51.2 ms	819.2 ms					
1011	102.4 ms	1.6 s					
1100	204.8 ms	3.2 s					
1101	409.6 ms	6.4 s					
1110	819.2 ms	12.8 s					
1111	1.6 s	25.6 s					

These values will be correct if the CCF bits in the SCSI Control Three (SCNTL3) register are set according to the valid combinations in the bit description.

HTH [7:4]	Minimum Time-out ¹ (80 MHz Clock)						
SEL [3:0] GEN [3:0]	GENSF = 0	GENSF = 1					
0000	Disabled	Disabled					
0001	125 μs	2 ms					
0010	250 μs	4 ms					
0011	500 μs	8 ms					
0100	1 μs	16 ms					
0101	2 ms	32 ms					
0110	4 ms	64 ms					
0111	8 ms	128 ms					
1000	16 ms	256 ms					
1001	32 ms	512 ms					
1010	64 ms	1 s					
1011	128 ms	2 s					
1100	256 ms	4.1 s					
1101	512 ms	8.2 s					
1110	1.024 s	16.4 s					
1111	2.048 s	32.8 s					

These values will be correct if the CCF bits in the SCSI Control Three (SCNTL3) register are set according to the valid combinations in the bit description.

HTHSF	Handshake-to-Handshake Timer Scale Factor	4
	Setting this bit causes this timer to shift by a factor of	16.

GEN[3:0] General Purpose Timer Period [3:0] These bits select the period of the general purpose timer. The time measured is the time between enabling and disabling of the timer. When this timing is exceeded, the

GEN bit in the SCSI Interrupt Status One (SIST1) register is set. Refer to the table under SCSI Timer Zero (STIME0), bits [3:0], for the available time-out periods.

Note:

To reset a timer before it expires and obtain repeatable delays, the time value must be written to zero first, and then written back to the desired value. This is also required when changing from one time value to another. See Chapter 2, "Functional Description," for an explanation of how interrupts are generated when the timers expire.

Register: 0x4A (0xCA)
Response ID Zero (RESPID0)

Read/Write

7							0	
	ID							
х	х	х	х	х	х	х	х	

RESPID0 Response ID Zero

[7:0]

RESPID0 and RESPID1 contain the selection or reselection IDs. In other words, these two 8-bit registers contain the ID that the chip responds to on the SCSI bus. Each bit represents one possible ID with the most significant bit of RESPID1 representing ID 15 and the least significant bit of RESPID0 representing ID 0. The SCSI Chip ID (SCID) register still contains the chip ID used during arbitration. The chip can respond to more than one ID because more than one bit can be set in the Response ID One (RESPID1) and Response ID Zero (RESPID0) registers. However, the chip can arbitrate with only one ID value in the SCSI Chip ID (SCID) register.

Register: 0x4B (0xCB)
Response ID One (RESPID1)

Read/Write

15							8
			II	D			
х	х	х	х	х	х	х	х

RESPID1 Response ID One

[15:8]

RESPID0 and RESPID1 contain the selection or reselection IDs. In other words, these two 8-bit registers contain the ID that the chip responds to on the SCSI bus. Each bit represents one possible ID with the most significant bit of RESPID1 representing ID 15 and the least significant bit of RESPID0 representing ID 0. The SCSI Chip ID (SCID) register still contains the chip ID used during arbitration. The chip can respond to more than one ID because more than one bit can be set in the Response ID One (RESPID1) and Response ID Zero (RESPID0) registers. However, the chip can arbitrate with only one ID value in the SCSI Chip ID (SCID) register.

Register: 0x4C (0xCC) SCSI Test Zero (STEST0)

Read Only

7			4	3	2	1	0
SSAID				SLT	ART	soz	SOM
0	0	0	0	0	х	1	1

SSAID SCSI Selected As ID

[7:4]

These bits contain the encoded value of the SCSI ID that the LSI53C875 is selected or reselected as during a SCSI selection or reselection phase. These bits are read only and contain the encoded value of 0–15 possible IDs that are used to select the LSI53C875. During a SCSI selection or reselection phase, when a valid ID has been put on the bus, and the LSI53C875 responds to that ID, the "selected as" ID is written into these bits. These bits are used with the RESPID registers to allow response to multiple IDs on the bus.

SLT Selection Response Logic Test

This bit is set when the LSI53C875 is ready to be selected or reselected. This does not take into account the bus settle delay of 400 ns. This bit is used for functional test and fault purposes.

ART Arbitration Priority Encoder Test

2

3

This bit is always set when the LSI53C875 exhibits the highest priority ID asserted on the SCSI bus during arbitration. It is primarily used for chip level testing, but it may be used during low level mode operation to determine if the LSI53C875 has won arbitration.

SOZ SCSI Synchronous Offset Zero

1

This bit indicates that the current synchronous SREQ/SACK offset is zero. This bit is not latched and may change at any time. It is used in low level synchronous SCSI operations. When this bit is set, the LSI53C875, functioning as an initiator, is waiting for the target to request data transfers. If the LSI53C875 is a target, then the initiator has sent the offset number of acknowledges.

SOM SCSI Synchronous Offset Maximum

0

This bit indicates that the current synchronous SREQ/SACK offset is the maximum specified by bits [3:0] in the SCSI Transfer (SXFER) register. This bit is not latched and may change at any time. It is used in low level synchronous SCSI operations. When this bit is set, the LSI53C875, as a target, is waiting for the initiator to acknowledge the data transfers. If the LSI53C875 is an initiator, then the target has sent the offset number of requests.

Register: 0x4D (0xCD) SCSI Test One (STEST1)

Read/Write

7	6	5	4	3	2	1	0	
SCLK	SISO	F	۲	DBLEN	DBLSEL	F	R	
0	0	х	х	0	0	х	х	

SCLK SCSI Clock

7

When set, this bit disables the external SCLK (SCSI Clock) pin, and the chip uses the PCI clock as the internal SCSI clock. If a transfer rate of 10 Mbytes/s (or 20 Mbytes/s on a wide SCSI bus) is desired on the SCSI bus, this bit must be cleared and a 40 MHz external SCLK must be provided.

SISO SCSI Isolation Mode

6

This bit allows the LSI53C875 to put the SCSI bidirectional and input pins into a low power mode when the SCSI bus is not in use. When this bit is set, the SCSI bus inputs are logically isolated from the SCSI bus.

R Reserved [5:4]

DBLEN Doubler Enable

3

Set this bit to bring the SCSI clock doubler out of the powered-down state. The default value of this bit is clear (SCSI clock doubler powered down). Set bit 2 after setting this bit, to double the SCLK frequency.

DBLSEL Doubler Select

2

Set this bit after powering up the SCSI clock doubler to double the SCLK frequency. This bit has no effect unless bit 3 is set.

R Reserved [1:0]

5.0.0.1 Doubling the SCSI CLK Frequency

The LSI53C875 SCSI clock doubler doubles a 40 MHz SCSI clock, increasing the frequency to 80 MHz. Follow these steps to use the clock doubler:

1. Set the SCLK Doubler Enable bit (SCSI Test One (STEST1), bit 3).

- 2. Wait 20 μs.
- 3. Halt the SCSI clock by setting the Halt SCSI Clock bit (SCSI Test Three (STEST3), bit 5).
- 4. Set the clock conversion factor using the SCF and CCF fields in the SCSI Control Three (SCNTL3) register.
- 5. Set the SCLK Doubler Select bit (SCSI Test One (STEST1), bit 2).
- 6. Clear the Halt SCSI Clock bit.

Register: 0x4E (0xCE) SCSI Test Two (STEST2)

Read/Write

7	6	5	4	3	2	1	0
SCE	ROF	DIF	SLB	SZM	AWS	EXT	LOW
0	0	0	0	0	0	0	0

SCE SCSI Control Enable

Setting this bit allows all SCSI control and data lines to be asserted through the SOCL and SCSI Output Data Latch (SODL) registers regardless of whether the LSI53C875 is configured as a target or initiator.

Note: Do not set this bit during normal operation, since it could cause contention on the SCSI bus. It is included for diagnostic purposes only.

ROF Reset SCSI Offset

Setting this bit clears any outstanding synchronous SREQ/SACK offset. Set this bit if a SCSI gross error condition occurs and to clear the offset when a synchronous transfer does not complete successfully. The bit automatically clears itself after resetting the synchronous offset.

DIF SCSI Differential Mode

Setting this bit allows the LSI53C875 to interface properly to external differential transceivers. Its only real effect is to 3-state the SBSY/, SSEL/, and SRST/ pads so that they can be used as pure inputs. Clearing this bit enables SE operation. Set this bit in the initialization routine if the differential pair interface is used.

7

6

5

SLB SCSI Loopback Mode

Setting this bit allows the LSI53C875 to perform SCSI loopback diagnostics. That is, it enables the SCSI core to simultaneously perform as both the initiator and the target.

SZM SCSI High Impedance Mode

3

4

Setting this bit places all the open drain 48 mA SCSI drivers into a high impedance state. This is to allow internal loopback mode operation without affecting the SCSI bus.

AWS Always Wide SCSI

2

When this bit is set, all SCSI information transfers are done in 16-bit wide mode. This includes data, message, command, status, and reserved phases. Normally, deassert this bit since 16-bit wide message, command, and status phases are not supported by the SCSI specifications.

EXT Extend SREQ/SACK Filtering

1

TolerANT SCSI receiver technology includes a special digital filter on the SREQ/ and SACK/ pins which causes the disregarding of glitches on deasserting edges. Setting this bit increases the filtering period from 30 ns to 60 ns on the deasserting edge of the SREQ/ and SACK/ signals. Never set this bit during fast SCSI (greater than 5 Mbytes transfers per second) operations, because a valid assertion could be treated as a glitch. This bit does not affect the filtering period when the Ultra Enable bit in the SCSI Control Three (SCNTL3) register is set. When the LSI53C875 is executing Ultra SCSI transfers, the filtering period is automatically set at 15 ns.

LOW SCSI Low level Mode

0

Setting this bit places the LSI53C875 in low level mode. In this mode, no DMA operations occur, and no SCRIPTS execute. Arbitration and selection may be performed by setting the start sequence bit as described in the SCSI Control Zero (SCNTL0) register. SCSI bus transfers are performed by manually asserting and polling SCSI signals. Clearing this bit allows instructions to be executed in SCSI SCRIPTS mode. It is not necessary to

set this bit for access to the SCSI bit-level registers SCSI Output Data Latch (SODL), SCSI Bus Control Lines (SBCL), and input registers.

Register: 0x4F (0xCF) SCSI Test Three (STEST3)

Read/Write

7	6	5	4	3	2	1	0
TE	STR	HSC	DSI	S16	TTM	CSF	STW
0	0	0	0	0	0	0	0

TE TolerANT Enable

7

Setting this bit enables the active negation portion of TolerANT technology. Active negation causes the SCSI Request, Acknowledge, Data, and Parity signals to be actively deasserted, instead of relying on external pull-ups, when the LSI53C875 is driving these signals. Active deassertion of these signals occurs only when the LSI53C875 is in an information transfer phase. When operating in a differential environment or at fast SCSI timings, TolerANT Active negation should be enabled to improve setup and deassertion times. Active negation is disabled after reset or when this bit is cleared. For more information on TolerANT technology, refer to Chapter 1, "General Description." Set this bit if the ULTRA bit in SCSI Control Three (SCNTL3) is set.

STR SCSI FIFO Test Read

6

Setting this bit places the SCSI core into a test mode in which the SCSI FIFO is easily read. Reading the least significant byte of the SCSI Output Data Latch (SODL) register causes the FIFO to unload. The functions are summarized in the table below.

Register Name	Register Operation	FIFO Bits	FIFO Function
SODL	Read	[15:0]	Unload
SODL0	Read	[7:0]	Unload
SODL1	Read	[15:8]	None

HSC Halt SCSI Clock

Asserting this bit causes the internal divided SCSI clock to come to a stop in a glitchless manner. This bit is used for test purposes or to lower I_{DD} during a power-down mode.

5

4

3

2

1

This bit is used when the SCSI clock doubler is operating. For additional information on the clock doubler, see Chapter 2, "Functional Description."

DSI Disable Single Initiator Response

If this bit is set, the LSI53C875 ignores all bus-initiated selection attempts that employ the single initiator option from SCSI-1. In order to select the LSI53C875 while this bit is set, the LSI53C875's SCSI ID and the initiator's SCSI ID must both be asserted. Assert this bit in SCSI-2 systems so that a single bit error on the SCSI bus is not interpreted as a single initiator response.

S16 16-Bit System

If this bit is set, all devices in the SCSI system implementation are assumed to be 16-bit. This causes the LSI53C875 to always check the parity bit for SCSI IDs [15:8] during bus-initiated selection or reselection, assuming parity checking has been enabled. If an 8-bit SCSI device attempts to select the LSI53C875 while this bit is set, the LSI53C875 will ignore the selection attempt. This is because the parity bit for IDs [15:8] will be undriven. See the description of the Enable Parity Checking bit in the SCSI Control Zero (SCNTL0) register for more information.

TTM Timer Test Mode

Asserting this bit facilitates testing of the selection time-out, general purpose, and handshake-to-handshake timers by greatly reducing all three time-out periods. Setting this bit starts all three timers and if the respective bits in the SCSI Interrupt Enable One (SIEN1) register are asserted, the LSI53C875 generates interrupts at time-out. This bit is intended for internal manufacturing diagnosis and should not be used.

CSF Clear SCSI FIFO

Setting this bit causes the "full flags" for the SCSI FIFO to be cleared. This empties the FIFO. This bit is self-clearing. In addition to the SCSI FIFO pointers, the

SCSI Input Data Latch (SIDL), SCSI Output Data Latch (SODL), and SODR full bits in the SCSI Status Zero (SSTAT0) and SCSI Status Two (SSTAT2) are cleared.

STW SCSI FIFO Test Write

0

Setting this bit places the SCSI core into a test mode in which the FIFO is easily read or written. While this bit is set, writes to the least significant byte of the SCSI Output Data Latch (SODL) register cause the entire word contained in this register to be loaded into the FIFO. Writing the least significant byte of the SCSI Output Data Latch (SODL) register will cause the FIFO to load. These functions are summarized in the table below.

Register Name	Register Operation	FIFO Bits	FIFO Function
SODL	Write	[15:0]	Load
SODL0	Write	[7:0]	Load
SODL1	Write	[15:8]	None

Register: 0x50-0x51 (0xD0-0xD1)

SCSI Input Data Latch (SIDL)

Read Only

15															0
								SIDL							
х	х	х	х	х	х	х	Х	х	х	х	х	х	х	Х	х

SIDL SCSI Input Data Latch

[15:0]

This register is used primarily for diagnostic testing, programmed I/O operation, or error recovery. Data received from the SCSI bus can be read from this register. Data can be written to the SCSI Output Data Latch (SODL) register and then read back into the LSI53C875 by reading this register to allow loopback testing. When receiving SCSI data, the data flows into this register and out to the host FIFO. This register differs from the SCSI Bus Data Lines (SBDL) register; SCSI Input Data Latch (SIDL) contains latched data and the SCSI Bus Data Lines (SBDL) always contains exactly what is currently on the SCSI data bus. The power-up value of this register is indeterminate.

Registers: 0x54-0x55 (0xD4-0xD5)

SCSI Output Data Latch (SODL)

Read/Write

	15															0
	SODL															
ľ	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

SODL SCSI Output Data Latch

[15:0]

This register is used primarily for diagnostic testing or programmed I/O operation. Data written to this register is asserted onto the SCSI data bus by setting the Assert Data Bus bit in the SCSI Control One (SCNTL1) register. This register is used to send data using programmed I/O. Data flows through this register when sending data in any mode. It is also used to write to the synchronous data FIFO when testing the chip. The power-up value of this register is indeterminate.

Registers: 0x58-0x59 (0xD8-0xD9) SCSI Bus Data Lines (SBDL) Read Only

15															0
	SBDL														
х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

SBDL SCSI Bus Data Lines

[15:0]

This register contains the SCSI data bus status. Even though the SCSI data bus is active low, these bits are active high. The signal status is not latched and is a true representation of exactly what is on the data bus at the time the register is read. This register is used when receiving data using programmed I/O. This register can also be used for diagnostic testing or in low level mode.

If the chip is in wide mode SCSI Control Three (SCNTL3), bit 3, SCSI Test Two (STEST2), bit 2 and SCSI Bus Data Lines (SBDL) is read, both byte lanes are checked for parity regardless of phase. When in a nondata phase, this will cause a parity error interrupt to be generated because upper byte lane parity is invalid.

Registers: 0x5C-0x5F (0xDC-0xDF)

Scratch Register B (SCRATCHB)

Read/Write

31																															0
SCRATCHB																															
х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

SCRATCHB Scratch Register B

[31:0]

This is a general purpose user definable scratch pad register. Apart from CPU access, only register Read/Write and Memory Moves directed at the SCRATCH register will alter its contents. The LSI53C875 cannot fetch SCRIPTS instructions from this location. When bit 3 in the Chip Test Two (CTEST2) register is set, this register contains the base address for the 4 Kbytes internal RAM. Setting Chip Test Two (CTEST2), bit 3 only causes the base address to appear in the Scratch Register B (SCRATCHB) register; any information that was previously in the register remains intact. Any writes to this register while the bit is set pass through to the actual Scratch Register B (SCRATCHB) register. The power-up values are indeterminate.

Registers: 0x60-0x7F (0xE0-0xFF)
Scratch Registers C-J (SCRATCHC-SCRATCHJ)
Read/Write

These registers are general purpose scratch registers for user-defined functions. The LSI53C875 cannot fetch SCRIPTS instructions from this location. The power-up value of these registers is indeterminate.

Chapter 6 Instruction Set of the I/O Processor

After power-up and initialization, the LSI53C875 can be operated in the low level register interface mode or in the high level SCSI SCRIPTS mode.

Chapter 6 is divided into the following sections:

- Section 6.1. "SCSI SCRIPTS"
- Section 6.2, "Block Move Instructions"
- Section 6.3, "I/O Instruction"
- Section 6.4, "Read/Write Instructions"
- Section 6.5, "Transfer Control Instructions"
- Section 6.6, "Memory Move Instructions"
- Section 6.7. "Load and Store Instructions"

With the low level register interface mode, the user has access to the DMA control logic and the SCSI bus control logic. An external processor has access to the SCSI bus signals and the low level DMA signals, which allows creation of complicated board level test algorithms. The low level interface is useful for backward compatibility with SCSI devices that require certain unique timings or bus sequences to operate properly. Another feature allowed at the low level is loopback testing. In loopback mode, the SCSI core can be directed to talk to the DMA core to test internal data paths all the way out to the chip's pins.

6.1 SCSI SCRIPTS

To operate in the SCSI SCRIPTS mode, the LSI53C875 requires only a SCRIPTS start address. The start address must be at a longword (four byte) boundary. This aligns subsequent SCRIPTS at a longword

boundary since all SCRIPTS are 8 or 12 bytes long. Instructions are fetched until an interrupt instruction is encountered, or until an unexpected event (such as a hardware error) causes an interrupt to the external processor.

Once an interrupt is generated, the LSI53C875 halts all operations until the interrupt is serviced. Then, the start address of the next SCRIPTS instruction may be written to the DMA SCRIPTS Pointer (DSP) register to restart the automatic fetching and execution of instructions.

The SCSI SCRIPTS mode of execution allows the LSI53C875 to make decisions based on the status of the SCSI bus, which offloads the microprocessor from servicing the numerous interrupts inherent in I/O operations.

Given the rich set of SCSI oriented features included in the instruction set, and the ability to re-enter the SCSI algorithm at any point, this high level interface is all that is required for both normal and exception conditions. Switching to low level mode for error recovery should never be required.

The following types of SCRIPTS instructions are implemented in the LSI53C875 as shown in Table 6.1:

Table 6.1 SCRIPTS Instructions

Instruction	Description
Block Move	Block Move instruction moves data between the SCSI bus and memory.
I/O or Read/Write	I/O or Read/Write instructions cause the LSI53C875 to trigger common SCSI hardware sequences, or to move registers.
Transfer Control	Transfer Control instruction allows SCRIPTS instructions to make decisions based on real time SCSI bus conditions.
Memory Move	Memory Move instruction causes the LSI53C875 to execute block moves between different parts of main memory.
Load and Store	Load and Store instructions provide a more efficient way to move data to/from memory from/to an internal register in the chip without using the Memory Move instruction.

Each instruction consists of two or three 32-bit words. The first 32-bit word is always loaded into the DMA Command (DCMD) and DMA Byte Counter (DBC) registers, the second into the DMA SCRIPTS Pointer Save (DSPS) register. The third word, used only by Memory Move instructions, is loaded into the Temporary (TEMP) shadow register. In an indirect I/O or Move instruction, the first two 32-bit opcode fetches is followed by one or two more 32-bit fetch cycles.

6.1.1 Sample Operation

This operation describes execution of a SCRIPTS instruction for a Block Move instruction.

- The host CPU, through programmed I/O, gives the DMA SCRIPTS
 Pointer (DSP) register (in the Operating register file) the starting
 address in main memory that points to a SCSI SCRIPTS program
 for execution.
- Loading the DMA SCRIPTS Pointer (DSP) register causes the LSI53C875 to fetch its first instruction at the address just loaded. This will be from main memory or the internal RAM, depending on the address.
- The LSI53C875 typically fetches two longwords (64 bits) and decodes the high order byte of the first longword as a SCRIPTS instruction. If the instruction is a Block Move, the lower three bytes of the first longword are stored and interpreted as the number of bytes to be moved. The second longword is stored and interpreted as the 32-bit beginning address in main memory to which the move is directed.
- For a SCSI send operation, the LSI53C875 waits until there is enough space in the DMA FIFO to transfer a programmable size block of data. For a SCSI receive operation, it waits until enough data is collected in the DMA FIFO for transfer to memory. At this point, the LSI53C875 requests use of the PCI bus again to transfer the data.
- When the LSI53C875 is granted the PCI bus, it executes (as a bus master) a burst transfer (programmable size) of data, decrements the internally stored remaining byte count, increments the address pointer, and then releases the PCI bus. The LSI53C875 stays off the PCI bus until the FIFO can again hold (for a write) or has collected (for a read) enough data to repeat the process.

SCSI SCRIPTS 6-3

The process repeats until the internally stored byte count has reached zero. The LSI53C875 releases the PCI bus and then performs another SCRIPTS instruction fetch cycle, using the incremented stored address maintained in the DMA SCRIPTS Pointer (DSP) register. Execution of SCRIPTS instructions continues until an error condition occurs or an interrupt SCRIPTS instruction is received. At this point, the LSI53C875 interrupts the host CPU and waits for further servicing by the host system. It can execute independent Block Move instructions specifying new byte counts and starting locations in main memory. In this manner, the LSI53C875 performs scatter/gather operations on data without requiring help from the host program, generating a host interrupt, or requiring an external DMA controller to be programmed. An overview of this process is presented in Figure 6.1.

System Processor Write DSA System Memory SCSI Initiator Write Example S × Select ATN 0, alt_addr Write × Move from identify_msg_buf, when MSG_OUT DSP S T E × Move from cmd_buf, when CMD \times Move from data_buf when DATA_OUT × Move from stat in buf, when STATUS M × Move from msg_in_buf, when MSG_IN \times Move SCNTL2 & 7F to SCNTL2 В Fetch × Clear ACK **SCRIPTS** U LSI53C875 SCSI Bus × Wail disconnect alt2 S × Int 10 Table byte count address byte count address byte count address Data byte count address ►Message Buffer ➤ Command Buffer Data Buffer Status Buffer

Figure 6.1 SCRIPTS Overview

6.2 Block Move Instructions

Performing a Block Move instruction, bit 5, Source I/O - Memory Enable (SIOM) and bit 4, Destination I/O - Memory Enable (DIOM) in the DMA Mode (DMODE) register determines whether the source/destination address resides in memory or I/O space. When data is being moved onto the SCSI bus, SIOM controls whether that data comes from I/O or memory space. When data is being moved off of the SCSI bus, DIOM controls whether that data goes to I/O or memory space.

6.2.1 First Dword

IT[1:0] Instruction Type-Block Move [31:30]

IA Indirect Addressing

29

When this bit is cleared, user data is moved to or from the 32-bit data start address for the Block Move instruction. The value is loaded into the chip's address register and incremented as data is transferred. The address of the data to be moved is in the second Dword of this instruction.

When set, the 32-bit user data start address for the Block Move is the address of a pointer to the actual data buffer address. The value at the 32-bit start address is loaded into the chip's DMA Next Address (DNAD) register using a third longword fetch (4-byte transfer across the host computer bus).

Direct

The byte count and absolute address are as follows.

Command	Byte Count					
Address of Data						

Indirect

Use the fetched byte count, but fetch the data address from the address in the instruction.

Command	Byte Count
	Address of Pointer to Data

Once the data pointer address is loaded, it is executed as when the chip operates in the direct mode. This indirect feature allows a table of data buffer addresses to be specified. Using the LSI Logic SCSI SCRIPTS assembler, the table offset is placed in the script at compile time. Then at the actual data transfer time, the offsets are added to the base address of the data address table by the external processor. The logical I/O driver builds a structure of addresses for an I/O rather than treating each address individually. This feature makes it possible to locate SCSI SCRIPTS in a PROM.

Note: Do not use indirect and table indirect addressing simultaneously; use only one addressing method at a time.

Table Indirect

When this bit is set, the 24-bit signed value in the start address of the move is treated as a relative displacement from the value in the Data Structure Address (DSA) register. Both the transfer count and the source/destination address are fetched from this location.

28


Use the signed integer offset in bits [23:0] of the second four bytes of the instruction, added to the value in the Data Structure Address (DSA) register, to fetch first the byte count and then the data address. The signed value is combined with the data structure base address to generate the physical address used to fetch values from the data structure. Sign extended values of all ones for negative values are allowed, but bits [31:24] are ignored.

Command	Not Used
Don't Care	Table Offset


Note: Do not use indirect and table indirect addressing simultaneously; use only one addressing method at a time.

Figure 6.2 illustrates the Block Move Instruction register.

Figure 6.2 Block Move Instruction Register



DSPS Register



Prior to the start of an I/O, the Data Structure Address (DSA) register should be loaded with the base address of the I/O data structure. The address may be any address on a longword boundary.

After a Table Indirect opcode is fetched, the DSA is added to the 24-bit signed offset value from the opcode to generate the address of the required data; both positive and negative offsets are allowed. A subsequent fetch from that address brings the data values into the chip.

For a MOVE instruction, the 24-bit byte count is fetched from system memory. Then the 32-bit physical address is brought into the LSI53C875. Execution of the move begins at this point.

SCRIPTS can directly execute operating system I/O data structures, saving time at the beginning of an I/O operation. The I/O data structure can begin on any longword boundary and may cross system segment boundaries.

There are two restrictions on the placement of pointer data in system memory:

- The eight bytes of data in the MOVE instruction must be contiguous, as shown below, and
- Indirect data fetches are not available during execution of a Memory-to-Memory DMA operation.

00	Byte Count						
Physical Data Address							

Opcode

27

This 1-bit field defines the instruction to be executed as a block move (MOVE).

Target Mode

OPC	Instruction Defined
0	MOVE
1	CHMOV

These instructions perform the following steps:

- 1. The LSI53C875 verifies that it is connected to the SCSI bus as a Target before executing this instruction.
- The LSI53C875 asserts the SCSI phase signals (SMSG/, SC_D/, and SI_O/) as defined by the Phase Field bits in the instruction.
- 3. If the instruction is for the command phase, the LSI53C875 receives the first command byte and decodes its SCSI Group Code.
 - If the SCSI Group Code is either Group 0, Group 1, Group 2, or Group 5, and if the Vendor Unique Enhancement 1 (VUE1) bit (SCSI Control Two (SCNTL2), bit 1) is clear, then the LSI53C875

- overwrites the DMA Byte Counter (DBC) register with the length of the Command Descriptor Block: 6, 10, or 12 bytes.
- If the Vendor Unique Enhancement 1 (VUE1) bit (SCSI Control Two (SCNTL2), bit 1) is set, the LSI53C875 receives the number of bytes in the byte count regardless of the group code.
- If the Vendor Unique Enhancement 1 bit is clear and group code is vendor unique, the LSI53C875 receives the number of bytes in the count.
- If any other Group Code is received, the DMA Byte Counter (DBC) register is not modified and the LSI53C875 requests the number of bytes specified in the DMA Byte Counter (DBC) register. If the DMA Byte Counter (DBC) register contains 0x000000, an illegal instruction interrupt is generated.
- 4. The LSI53C875 transfers the number of bytes specified in the DMA Byte Counter (DBC) register starting at the address specified in the DMA Next Address (DNAD) register. If the Opcode bit is set and a data transfer ends on an odd byte boundary, the LSI53C875 stores the last byte in the SCSI Wide Residue (SWIDE) register during a receive operation. This byte is combined with the first byte from the subsequent transfer so that a wide transfer can be completed.
- 5. If the SATN/ signal is asserted by the Initiator or a parity error occurred during the transfer, the transfer can optionally be halted and an interrupt generated. The Disable Halt on Parity Error or ATN bit in the SCSI Control One (SCNTL1) register controls whether the LSI53C875 halts on these conditions immediately, or waits until completion of the current Move.

Initiator Mode

OPC	Instruction Defined
0	CHMOV
1	MOVE

These instructions perform the following steps:

- The LSI53C875 verifies that it is connected to the SCSI bus as an Initiator before executing this instruction.
- The LSI53C875 waits for an unserviced phase to occur. An unserviced phase is any phase (with SREQ/ asserted) for which the LSI53C875 has not yet transferred data by responding with a SACK/.
- The LSI53C875 compares the SCSI phase bits in the DMA Command (DCMD) register with the latched SCSI phase lines stored in the SCSI Status One (SSTAT1) register. These phase lines are latched when SREQ/ is asserted.
- 4. If the SCSI phase bits match the value stored in the SCSI SCSI Status One (SSTAT1) register, the LSI53C875 transfers the number of bytes specified in the DMA Byte Counter (DBC) register starting at the address pointed to by the DMA Next Address (DNAD) register. If the opcode bit is cleared and a data transfer ends on an odd byte boundary, the LSI53C875 stores the last byte in the SCSI Wide Residue (SWIDE) register during a receive operation, or in the SCSI Output Control Latch (SOCL) register during a send operation. This byte is combined with the first byte from the subsequent transfer so that a wide transfer can complete.

- If the SCSI phase bits do not match the value stored in the SCSI Status One (SSTAT1) register, the LSI53C875 generates a phase mismatch interrupt and the instruction is not executed.
- During a Message-Out phase, after the LSI53C875
 has performed a select with Attention (or SATN/ is
 manually asserted with a Set ATN instruction), the
 LSI53C875 deasserts SATN/ during the final
 SREQ/SACK/ handshake.
- When the LSI53C875 is performing a block move for Message-In phase, it does not deassert the SACK/ signal for the last SREQ/SACK/ handshake. Clear the SACK/ signal using the Clear SACK I/O instruction.

SCSIP[2:0] SCSI Phase

[26:24]

This 3-bit field defines the desired SCSI information transfer phase. When the LSI53C875 operates in Initiator mode, these bits are compared with the latched SCSI phase bits in the SCSI Status One (SSTAT1) register. When the LSI53C875 operates in Target mode, the LSI53C875 asserts the phase defined in this field. The following table describes the possible combinations and the corresponding SCSI phase.

MS	G C_D	I_0	SCSI Phase
0	0	0	Data-Out
0	0	1	Data-In
0	1	0	Command
0	1	1	Status
1	0	0	Reserved-Out
1	0	1	Reserved-In
1	1	0	Message-Out
1	1	1	Message-In

TC[23:0] Transfer Counter

[23:0]

This 24-bit field specifies the number of data bytes to be moved between the LSI53C875 and system memory. The field is stored in the DMA Byte Counter (DBC) register. When the LSI53C875 transfers data to/from memory, the DBC register is decremented by the number of bytes

transferred. In addition, the DMA Next Address (DNAD) register is incremented by the number of bytes transferred. This process is repeated until the DBC register has been decremented to zero. At that time, the LSI53C875 fetches the next instruction.

If bit 28 is set, indicating table indirect addressing, this field is not used. The byte count is instead fetched from a table pointed to by the Data Structure Address (DSA) register.

6.2.2 Second Dword

Start Address

[31:0]

This 32-bit field specifies the starting address of the data to move to/from memory. This field is copied to the DMA Next Address (DNAD) register. When the LSI53C875 transfers data to or from memory, the DNAD register is incremented by the number of bytes transferred.

When bit 29 is set, indicating indirect addressing, this address is a pointer to an address in memory that points to the data location. When bit 28 is set, indicating table indirect addressing, the value in this field is an offset into a table pointed to by the Data Structure Address (DSA). The table entry contains byte count and address information.

6.3 I/O Instruction

6.3.1 First Dword

IT[1:0] Instruction Type - I/O Instruction [31:30]

OPC[2:0] Opcode [29:27]

The following Opcode bit configurations have different meanings, depending on whether the LSI53C875 is

operating in initiator or target mode.

Note: Opcode selections 101–111 are considered Read/Write instructions and are described in Section 6.4, "Read/Write Instructions."

Target Mode

OPC2	OPC1	OPC0	Instruction Defined
0	0	0	Reselect
0	0	1	Disconnect
0	1	0	Wait Select
0	1	1	Set
1	0	0	Clear

Reselect Instruction

The LSI53C875 arbitrates for the SCSI bus by asserting the SCSI ID stored in the SCSI Chip ID (SCID) register. If it loses arbitration, it tries again during the next available arbitration cycle without reporting any lost arbitration status.

If the LSI53C875 wins arbitration, it attempts to reselect the SCSI device whose ID is defined in the destination ID field of the instruction. Once the LSI53C875 wins arbitration, it fetches the next instruction from the address pointed to by the DMA SCRIPTS Pointer (DSP) register. This way the SCRIPTS can move on to the next instruction before the reselection completes. It continues executing SCRIPTS until a SCRIPT that requires a response from the Initiator is encountered.

If the LSI53C875 is selected or reselected before winning arbitration, it fetches the next instruction from the address pointed to by the 32-bit jump address field stored in the DMA Next Address (DNAD) register. Manually set the LSI53C875 to Initiator mode if it is reselected, or to Target mode if it is selected.

Disconnect Instruction

The LSI53C875 disconnects from the SCSI bus by deasserting all SCSI signal outputs.

Wait Select Instruction

If the LSI53C875 is selected, it fetches the next instruction from the address pointed to by the DMA SCRIPTS Pointer (DSP) register.

I/O Instruction 6-13

If reselected, the LSI53C875 fetches the next instruction from the address pointed to by the 32-bit jump address field stored in the DMA Next Address (DNAD) register. Manually set the LSI53C875 to Initiator mode when it is reselected.

If the CPU sets the SIGP bit in the Interrupt Status (ISTAT) register, the LSI53C875 aborts the Wait Select instruction and fetches the next instruction from the address pointed to by the 32-bit jump address field stored in the DMA Next Address (DNAD) register.

Set Instruction

When the SACK/ or SATN/ bits are set, the corresponding bits in the SCSI Output Control Latch (SOCL) register are set. Do not set SACK/ or SATN/ except for testing purposes. When the target bit is set, the corresponding bit in the SCSI Control Zero (SCNTL0) register is also set. When the carry bit is set, the corresponding bit in the Arithmetic Logic Unit (ALU) is set.

Note: None of the signals are set on the SCSI bus in the Target mode.


Clear Instruction

When the SACK/ or SATN/ bits are cleared, the corresponding bits are cleared in the SCSI Output Control Latch (SOCL) register. Do not set SACK/ or SATN/ except for testing purposes. When the target bit is cleared, the corresponding bit in the SCSI Control Zero (SCNTL0) register is cleared. When the carry bit is cleared, the corresponding bit in the ALU is cleared.

Note: None of the signals are cleared on the SCSI bus in the Target mode.


Figure 6.3 illustrates the I/O Instruction register.

Figure 6.3 I/O Instruction Register



Second 32-Bit Word of the I/O Instruction

DSPS Register



32-Bit Jump Address

I/O Instruction 6-15

Initiator Mode

OPC2	OPC1	OPC0	Instruction Defined
0	0	0	Select
0	0	1	Wait Disconnect
0	1	0	Wait Reselect
0	1	1	Set
1	0	0	Clear

Select Instruction

The LSI53C875 arbitrates for the SCSI bus by asserting the SCSI ID stored in the SCSI Chip ID (SCID) register. If it loses arbitration, it tries again during the next available arbitration cycle without reporting any lost arbitration status.

If the LSI53C875 wins arbitration, it attempts to select the SCSI device whose ID is defined in the destination ID field of the instruction. Once the LSI53C875 wins arbitration, it fetches the next instruction from the address pointed to by the DMA SCRIPTS Pointer (DSP) register. This way the SCRIPTS can move to the next instruction before the selection completes. It continues executing SCRIPTS until a SCRIPT that requires a response from the Target is encountered.

If the LSI53C875 is selected or reselected before winning arbitration, it fetches the next instruction from the address pointed to by the 32-bit jump address field stored in the DMA Next Address (DNAD) register. Manually set the LSI53C875 to Initiator mode if it is reselected, or to Target mode if it is selected.

If the Select with SATN/ field is set, the SATN/ signal is asserted during the selection phase.

Wait Disconnect Instruction

The LSI53C875 waits for the Target to perform a "legal" disconnect from the SCSI bus. A "legal" disconnect occurs when SBSY/ and SSEL/ are inactive for a minimum of one Bus Free delay (400 ns), after the LSI53C875 receives a Disconnect Message or a Command Complete Message.

Wait Reselect Instruction

If the LSI53C875 is selected before being reselected, it fetches the next instruction from the address pointed to by the 32-bit jump address field stored in the DMA Next Address (DNAD) register. Manually set the LSI53C825A to Target mode when it is selected.

If the LSI53C875 is reselected, it fetches the next instruction from the address pointed to by the DMA SCRIPTS Pointer (DSP) register.

If the CPU sets the SIGP bit in the Interrupt Status (ISTAT) register, the LSI53C875 aborts the Wait Reselect instruction and fetches the next instruction from the address pointed to by the 32-bit jump address field stored in the DMA Next Address (DNAD) register.

Set Instruction

When the SACK/ or SATN/ bits are set, the corresponding bits in the SCSI Output Control Latch (SOCL) register are set. When the target bit is set, the corresponding bit in the SCSI Control Zero (SCNTL0) register is also set. When the carry bit is set, the corresponding bit in the ALU is set.

Clear Instruction

When the SACK/ or SATN/ bits are cleared, the corresponding bits are cleared in the SCSI Output Control Latch (SOCL) register. When the target bit is cleared, the corresponding bit in the SCSI Control Zero (SCNTLO) register is cleared. When the carry bit is cleared, the corresponding bit in the ALU is cleared.

Relative Addressing Mode

26

When this bit is set, the 24-bit signed value in the DMA Next Address (DNAD) register is used as a relative displacement from the current DMA SCRIPTS Pointer (DSP) address. Use this bit only in conjunction with the Select, Reselect, Wait Select, and Wait Reselect instructions. The Select and Reselect instructions can contain an absolute alternate jump address or a relative transfer address.

Table Indirect Mode

25

When this bit is set, the 24-bit signed value in the DMA Byte Counter (DBC) register is added to the value in the

I/O Instruction 6-17

Data Structure Address (DSA) register, and used as an offset relative to the value in the Data Structure Address (DSA) register. The SCSI Control Three (SCNTL3) value, SCSI ID, synchronous offset and synchronous period are loaded from this address. Prior to the start of an I/O, load the Data Structure Address (DSA) with the base address of the I/O data structure. Any address on a longword boundary is allowed. After a Table Indirect opcode is fetched, the Data Structure Address (DSA) is added to the 24-bit signed offset value from the opcode to generate the address of the required data. Both positive and negative offsets are allowed. A subsequent fetch from that address brings the data values into the chip.

SCRIPTS can directly execute operating system I/O data structures, saving time at the beginning of an I/O operation. The I/O data structure can begin on any longword boundary and may cross system segment boundaries. There are two restrictions on the placement of data in system memory:

- The I/O data structure must lie within the 8 Mbytes above or below the base address.
- An I/O command structure must have all four bytes contiguous in system memory, as shown below. The offset/period bits are ordered as in the SCSI Transfer (SXFER) register. The configuration bits are ordered as in the SCSI Control Three (SCNTL3) register.

Config	ID	Offset/period	00
--------	----	---------------	----

Use this bit only in conjunction with the Select, Reselect, Wait Select, and Wait Reselect instructions. Use bits 25 and 26 individually or in combination to produce the following conditions:

Bit 25	Bit 26	Addressing Mode
0	0	Direct
0	1	Table Indirect
1	0	Relative
1	1	Table Relative

Direct

Uses the device ID and physical address in the instruction.

Command	ID	Not Used	Not Used
Absolute Alternate Address			

Table Indirect

Uses the physical jump address, but fetches data using the table indirect method.

Command	Table Offset
	Absolute Alternate Address

Relative

Uses the device ID in the instruction, but treats the alternate address as a relative jump.

Command	ID	Not Used	Not Used
	Absolute J	ump Offset	

Table Relative

Treats the alternate jump address as a relative jump and fetches the device ID, synchronous offset, and synchronous period indirectly. The value in bits [23:0] of the first four bytes of the SCRIPTS is added to the data structure base address to form the fetch address.

Command	Table Offset
	Alternate Jump Offset

Sel Select with ATN/

24

This bit specifies whether SATN/ is asserted during the selection phase when the LSI53C875 is executing a Select instruction. When operating in Initiator mode, set this bit for the Select instruction. If this bit is set on any other I/O instruction, an illegal instruction interrupt is generated.

I/O Instruction 6-19

R Reserved [23:20]

ENDID[3:0] Encoded SCSI Destination ID [19:16]

This 4-bit field specifies the destination SCSI ID for an I/O instruction.

R Reserved [15:11]

CC Set/Clear Carry 10

This bit is used in conjunction with a Set or Clear instruction to set or clear the Carry bit. Setting this bit with a Set instruction asserts the Carry bit in the ALU. Clearing this bit with a Clear instruction deasserts the Carry bit in the ALU.

TM Set/Clear Target Mode 9

This bit is used in conjunction with a Set or Clear instruction to set or clear Target mode. Setting this bit with a Set instruction configures the LSI53C875 as a Target device (this sets bit 0 of the SCSI Control Zero (SCNTL0) register). Clearing this bit with a Clear instruction configures the LSI53C875 as an Initiator device (this clears bit 0 of the SCNTL0 register).

R Reserved [8:7]

ACK Set/Clear SACK/ 6

R Reserved [5:4]

ATN Set/Clear SATN/ 3

These two bits are used in conjunction with a Set or Clear instruction to assert or deassert the corresponding SCSI control signal. Bit 6 controls the SCSI SACK/ signal. Bit 3 controls the SCSI SATN/ signal.

Setting either of these bits will set or reset the corresponding bit in the SCSI Output Control Latch (SOCL) register, depending on the instruction used. The Set instruction is used to assert SACK/ and/or SATN/ on the SCSI bus. The Clear instruction is used to deassert SACK/ and/or SATN/ on the SCSI bus.

Since SACK/ and SATN/ are Initiator signals, they are not asserted on the SCSI bus unless the LSI53C875 is operating as an Initiator or the SCSI Loopback Enable bit is set in the SCSI Status Two (SSTAT2) register.

The Set/Clear SCSI ACK/ATN instruction is used after message phase Block Move operations to give the Initiator the opportunity to assert attention before acknowledging the last message byte. For example, if the initiator wishes to reject a message, is issues an Assert SCSI ATN instruction before a Clear SCSI ACK instruction.

R Reserved [2:0]

6.3.2 Second Dword

SA Start Address [31:0]

This 32-bit field contains the memory address to fetch the next instruction if the selection or reselection fails.

If relative or table relative addressing is used, this value is a 24-bit signed offset relative to the current DMA SCRIPTS Pointer (DSP) register value.

6.4 Read/Write Instructions

The Read/Write instruction supports addition, subtraction, and comparison of two separate values within the chip. It performs the desired operation on the specified register and the SCSI First Byte Received (SFBR) register, then stores the result back to the specified register or the SFBR.

6.4.1 First Dword

IT[1:0] Instruction Type - Read/Write Instruction [31:30]

The Read/Write instruction uses operator bits 26 through 24 in conjunction with the opcode bits to determine which instruction is currently selected.

OPC[2:0] Opcode [29:27]

The combinations of these bits determine if the instruction is a Read/Write or an I/O instruction. Opcodes 000 through 100 are considered I/O instructions.

O[2:0] Operator [26:24]

These bits are used in conjunction with the opcode bits to determine which instruction is currently selected. Refer to Table 6.1 for field definitions.

D8 Use data8/SFBR

23

When this bit is set, SFBR is used instead of the data8 value during a Read-Modify-Write instruction (see Table 6.1). This allows the user to add two register values.

A[6:0] Register Address - A[6:0]

[22:16]

It is possible to change register values from SCRIPTS in read-modify-write cycles or move to/from SFBR cycles. A[6:0] selects an 8-bit source/destination register within the LSI53C875.

ImmD Immediate Data

[15:8]

This 8-bit value is used as a second operand in logical and arithmetic functions.

R Reserved

[7:0]

6.4.2 Second Dword

Destination Address

[31:0]

This field contains the 32-bit destination address where the data to move.

6.4.3 Read-Modify-Write Cycles


During these cycles the register is read, the selected operation is performed, and the result is written back to the source register.


The Add operation is used to increment or decrement register values (or memory values if used in conjunction with a Memory-to-Register Move operation) for use as loop counters.

Subtraction is not available when SFBR is used instead of data8 in the instruction syntax. To subtract one value from another when using SFBR, first XOR the value to subtract (subtrahend) with 0xFF, and add 1 to the resulting value. This creates the 2's complement of the subtrahend. The two values are then added to obtain the difference.

Figure 6.4 illustrates the Read/Write Instruction register.

Figure 6.4 Read/Write Instruction Register





6.4.4 Move To/From SFBR Cycles

All operations are read-modify-writes. However, two registers are involved, one of which is always the SFBR. Table 6.2 shows the possible read-modify-write operations. The possible functions of this instruction are:

- Write one byte (value contained within the SCRIPTS instruction) into any chip register.
- Move to/from the SFBR from/to any other register.
- Alter the value of a register with AND, OR, ADD, XOR, SHIFT LEFT, or SHIFT RIGHT operators.
- After moving values to the SFBR, the compare and jump, call, or similar instructions are used to check the value.
- A Move-to-SFBR followed by a Move-from-SFBR is used to perform a register-to-register move.

Table 6.2 Read/Write Instructions

Operator	Opcode 111 Read-Modify-Write	Opcode 110 Move to SFBR	Opcode 101 Move from SFBR
000	Move data into register. Syntax: "Move data8 to RegA"	Move data into SCSI First Byte Received (SFBR) register. Syntax: "Move data8 to SFBR"	Move data into register. Syntax: "Move data8 to RegA"
001 ¹	Shift register one bit to the left and place the result in the same register. Syntax: "Move RegA SHL RegA"	Shift register one bit to the left and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA SHL SFBR"	Shift the SCSI First Byte Received (SFBR) register one bit to the left and place the result in the register. Syntax: "Move SFBR SHL RegA"
010	OR data with register and place the result in the same register. Syntax: "Move RegA data8 to RegA"	OR data with register and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA data8 to SFBR"	OR data with SFBR and place the result in the register. Syntax: "Move SFBR data8 to RegA"
011	XOR data with register and place the result in the same register. Syntax: "Move RegA XOR data8 to RegA"	XOR data with register and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA XOR data8 to SFBR"	XOR data with SFBR and place the result in the register. Syntax: "Move SFBR XOR data8 to RegA"

Table 6.2 Read/Write Instructions (Cont.)

Operator	Opcode 111 Read-Modify-Write	Opcode 110 Move to SFBR	Opcode 101 Move from SFBR
100	AND data with register and place the result in the same register. Syntax: "Move RegA & data8 to RegA"	AND data with register and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA & data8 to SFBR"	AND data with SFBR and place the result in the register. Syntax: "Move SFBR & data8 to RegA"
101 ¹	Shift register one bit to the right and place the result in the same register. Syntax: "Move RegA SHR RegA"	Shift register one bit to the right and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA SHR SFBR"	Shift the SCSI First Byte Received (SFBR) register one bit to the right and place the result in the register. Syntax: "Move SFBR SHR RegA"
110	Add data to register without carry and place the result in the same register. Syntax: "Move RegA + data8 to RegA"	Add data to register without carry and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA + data8 to SFBR"	Add data to SFBR without carry and place the result in the register. Syntax: "Move SFBR + data8 to RegA"
111	Add data to register with carry and place the result in the same register. Syntax: "Move RegA + data8 to RegA with carry"	Add data to register with carry and place the result in the SCSI First Byte Received (SFBR) register. Syntax: "Move RegA + data8 to SFBR with carry"	Add data to SFBR with carry and place the result in the register. Syntax: "Move SFBR + data8 to RegA with carry"

^{1.} Data is shifted through the Carry bit and the Carry bit is shifted into the data byte. Miscellaneous Notes:

Substitute the desired register name or address for "RegA" in the syntax examples. data8 indicates eight bits of data.

Use SCSI First Byte Received (SFBR) instead of data8 to add two register values.

6.5 Transfer Control Instructions

6.5.1 First Dword

IT[1:0] Instruction Type Transfer Control Instruction

[31:30]

OPC[2:0] Opcode

[29:27]

This 3-bit field specifies the type of Transfer Control Instruction to execute. All Transfer Control Instructions can be conditional. They can be dependent on a true/false comparison of the ALU Carry bit or a comparison of the SCSI information transfer phase with the Phase field, and/or a comparison of the First Byte Received with the Data Compare field. Each instruction can operate in Initiator or Target mode.

OPC2	OPC1	OPC0	Instruction Defined	
0	0	0	Jump	
0	0	1	Call	
0	1	0	Return	
0	1	1	Interrupt	
1	X	X	Reserved	

Jump Instruction

The LSI53C875 can do a true/false comparison of the ALU carry bit, or compare the phase and/or data as defined by the Phase Compare, Data Compare and True/False bit fields.

If the comparisons are true, it loads the DMA SCRIPTS Pointer (DSP) register with the contents of the DMA SCRIPTS Pointer Save (DSPS) register. The DSP register now contains the address of the next instruction.

If the comparisons are false, the LSI53C875 fetches the next instruction from the address pointed to by the DMA SCRIPTS Pointer (DSP) register, leaving the instruction pointer unchanged.

Call Instruction

The LSI53C875 can do a true/false comparison of the ALU carry bit, or compare the phase and/or data as defined by the Phase Compare, Data Compare, and True/False bit fields.


If the comparisons are true, it loads the DMA SCRIPTS Pointer (DSP) register with the contents of the DMA SCRIPTS Pointer Save (DSPS) register and that address value becomes the address of the next instruction.

When the LSI53C875 executes a Call instruction, the instruction pointer contained in the DMA SCRIPTS Pointer (DSP) register is stored in the TEMP register. Since the Temporary (TEMP) register is not a stack and can only hold one longword, nested call instructions are not allowed.


If the comparisons are false, the LSI53C875 fetches the next instruction from the address pointed to by the DMA SCRIPTS Pointer (DSP) register and the instruction pointer is not modified.

Figure 6.5 illustrates the Transfer Control instruction.

Figure 6.5 Transfer Control Instructions



DSPS Register



Return Instruction

The LSI53C875 can do a true/false comparison of the ALU carry bit, or compare the phase and/or data as defined by the Phase Compare, Data Compare, and True/False bit fields.

If the comparisons are true, then it loads the DMA SCRIPTS Pointer (DSP) register with the contents of the DMA SCRIPTS Pointer Save (DSPS) register. That address value becomes the address of the next instruction.

When a Return instruction is executed, the value stored in the Temporary (TEMP) register is returned to the DMA SCRIPTS Pointer (DSP) register. The LSI53C875 does not check to see whether the Call instruction has already been executed. It does not generate an interrupt if a Return instruction is executed without previously executing a Call instruction.

If the comparisons are false, then the LSI53C875 fetches the next instruction from the address pointed to by the DSP register and the instruction pointer is not modified.

Interrupt Instruction

The LSI53C875 can do a true/false comparison of the ALU carry bit, or compare the phase and/or data as defined by the Phase Compare, Data Compare, and True/False bit fields.

If the comparisons are true, then the LSI53C875 generates an interrupt by asserting the IRQ/ signal.

The 32-bit address field stored in the DMA SCRIPTS Pointer Save (DSPS) register can contain a unique interrupt service vector. When servicing the interrupt, this unique status code allows the Interrupt Service Routine to quickly identify the point at which the interrupt occurred.

The LSI53C875 halts and the DMA SCRIPTS Pointer (DSP) register must be written to start any further operation.

Interrupt-on-the-Fly Instruction

The LSI53C875 can do a true/false comparison of the ALU carry bit or compare the phase and/or data as defined by the Phase Compare, Data Compare, and

True/False bit fields. If the comparisons are true, and the Interrupt-on-the-Fly bit is set (bit 2), the LSI53C875 asserts the Interrupt-on-the-Fly bit.

SCSIP[2:0] SCSI Phase [26:24]

This 3-bit field corresponds to the three SCSI bus phase signals that are compared with the phase lines latched when SREQ/ is asserted. Comparisons can be performed to determine the SCSI phase actually being driven on the SCSI bus. The following table describes the possible combinations and their corresponding SCSI phase. These bits are only valid when the LSI53C875 is operating in Initiator mode. Clear these bits when the LSI53C875 is operating in the Target mode.

MSG	C/D	I/O	SCSI Phase
0	0	0	Data-Out
0	0	1	Data-In
0	1	0	Command
0	1	1	Status
1	0	0	Reserved-Out
1	0	1	Reserved-In
1	1	0	Message-Out
1	1	1	Message-In

RA Relative Addressing Mode

23

When this bit is set, the 24-bit signed value in the DMA SCRIPTS Pointer Save (DSPS) register is used as a relative offset from the current DMA SCRIPTS Pointer (DSP) address (which is pointing to the next instruction, not the one currently executing). The relative mode does not apply to Return and Interrupt SCRIPTS.

Jump/Call an Absolute Address

Start execution at the new absolute address.

Command	Condition Codes		
Absolute Alternate Address			

Jump/Call a Relative Address

Start execution at the current address plus (or minus) the relative offset.

Command	Condition Codes
Don't Care	Alternate Jump Offset

The SCRIPTS program counter is a 32-bit value pointing to the SCRIPT currently being executed by the LSI53C875. The next address is formed by adding the 32-bit program counter to the 24-bit signed value of the last 24 bits of the Jump or Call instruction. Because it is signed (2's complement), the jump can be forward or backward.

A relative transfer can be to any address within a 16 Mbyte segment. The program counter is combined with the 24-bit signed offset (using addition or subtraction) to form the new execution address.

SCRIPTS programs may contain a mixture of direct jumps and relative jumps to provide maximum versatility when writing SCRIPTS. For example, major sections of code can be accessed with far calls using the 32-bit physical address, then local labels can be called using relative transfers. If a SCRIPT is written using only relative transfers it does not require any run time alteration of physical addresses, and could be stored in and executed from a PROM.

CT Carry Test

21

When this bit is set, decisions based on the ALU carry bit can be made. True/False comparisons are legal, but Data Compare and Phase Compare are illegal.

IF Interrupt-on-the-Fly

20

When this bit is set, the interrupt instruction does not halt the SCRIPTS processor. Once the interrupt occurs, the Interrupt-on-the-Fly bit (Interrupt Status (ISTAT), bit 2) is asserted.

JMP Jump If True/False

19

This bit determines whether the LSI53C875 branches when a comparison is true or when a comparison is false. This bit applies to phase compares, data compares, and carry tests. If both the Phase Compare and Data Compare bits are set, then both compares must be true to branch on a true condition. Both compares must be false to branch on a false condition.

Bit 19	Result of Compare	Action
0	False	Jump Taken
0	True	No Jump
1	False	No Jump
1	True	Jump Taken

CD Compare Data

18

When this bit is set, the first byte received from the SCSI data bus (contained in SCSI First Byte Received (SFBR) register) is compared with the Data to be Compared Field in the Transfer Control instruction. The Wait for Valid Phase bit controls when this compare occurs. The Jump if True/False bit determines the condition (true or false) to branch on.

CP Compare Phase

17

When the LSI53C875 is in Initiator mode, this bit controls phase compare operations. When this bit is set, the SCSI phase signals (latched by SREQ/) are compared to the Phase Field in the Transfer Control instruction. If they match, the comparison is true. The Wait for Valid Phase bit controls when the compare occurs. When the LSI53C875 is operating in Target mode and this bit is set, it tests for an active SCSI SATN/ signal.

WVP Wait For Valid Phase

16

If the Wait for Valid Phase bit is set, the LSI53C875 waits for a previously unserviced phase before comparing the SCSI phase and data.

If the Wait for Valid Phase bit is cleared, the LSI53C875 compares the SCSI phase and data immediately.

DCM Data Compare Mask

[15:8]

The Data Compare Mask allows a SCRIPT to test certain bits within a data byte. During the data compare, if any mask bits are set, the corresponding bit in the SCSI First Byte Received (SFBR) data byte is ignored. For instance, a mask of 01111111b and data compare value of 1XXXXXXXb allows the SCRIPTS processor to determine whether or not the high order bit is set while ignoring the remaining bits.

DCV

Data Compare Value

[7:0]

This 8-bit field is the data to be compared against the register. These bits are used in conjunction with the Data Compare Mask Field to test for a particular data value.

6.5.2 Second Dword

Jump Address

[31:0]

This 32-bit field contains the address of the next instruction to fetch when a jump is taken. Once the LSI53C875 fetches the instruction from the address pointed to by these 32 bits, this address is incremented by 4, loaded into the DMA SCRIPTS Pointer (DSP) register and becomes the current instruction pointer.

6.6 Memory Move Instructions

For Memory Move instructions, bits 5 and 4 (SIOM and DIOM) in the DMA Mode (DMODE) register determine whether the source or destination addresses reside in memory or I/O space. By setting these bits appropriately, data may be moved within memory space, within I/O space, or between the two address spaces.

The Memory Move instruction is used to copy the specified number of bytes from the source address to the destination address.

Allowing the LSI53C875 to perform memory moves frees the system processor for other tasks and moves data at higher speeds than available from current DMA controllers. Up to 16 Mbytes may be transferred with one instruction. There are two restrictions:

- Both the source and destination addresses must start with the same address alignment A[1:0]. If the source and destination are not aligned, then an illegal instruction interrupt occurs. For the PCI Cache Line Size register setting to take effect, the source and destination must be the same distance from a cache line boundary.
- Indirect addresses are not allowed. A burst of data is fetched from the source address, put into the DMA FIFO and then written out to the destination address. The move continues until the byte count decrements to zero, then another SCRIPTS is fetched from system memory.

The DMA SCRIPTS Pointer Save (DSPS) and Data Structure Address (DSA) registers are additional holding registers used during the Memory Move. However, the contents of the Data Structure Address (DSA) register are preserved.

[31:39]

Instruction Type - Memory Move

	-	-
R	Reserved [28:25] These bits are reserved and must be zero. If any of these bits are set, an illegal instruction interrupt occurs.	•
NF	No Flush When this bit is set, the LSI53C875 performs a Memory Move without flushing the prefetch unit. When this bit is clear, the Memory Move instruction automatically flushes the prefetch unit. Use the No Flush option if the source and destination are not within four instructions of the current Memory Move instruction.	, S
<u>Note:</u>	This bit has no effect unless the Prefetch Enable bit in the DMA Control (DCNTL) register is set. For information on SCRIPTS instruction prefetching, see Chapter 2, "Functional Description."	!
TC[23:0]	Transfer Count [23:0] The number of bytes to be transferred is stored in the lower 24 bits of the first instruction word.]

6.6.1 Read/Write System Memory from SCRIPTS

IT[2:0]

By using the Memory Move instruction, single or multiple register values are transferred to or from system memory.

Because the LSI53C875 responds to addresses as defined in the Base Address Zero (I/O) or Base Address One (Memory) registers, it can be accessed during a Memory Move operation if the source or destination address decodes to within the chip's register space. If this occurs, the register indicated by the lower seven bits of the address is taken as the data source or destination. In this way, register values are saved to system memory and later restored, and SCRIPTS can make decisions based on data values in system memory.

The SFBR is not writable using the CPU, and therefore not by a Memory Move. However, it can be loaded using SCRIPTS Read/Write operations. To load the SFBR with a byte stored in system memory, first move the byte to an intermediate LSI53C875 register (for example, a SCRATCH register), and then to the SFBR.

The same address alignment restrictions apply to register access operations as to normal memory-to-memory transfers.

6.6.2 Second Dword

DSPS Register

[31:0]

These bits contain the source address of the Memory Move.

6.6.3 Third Dword


TEMP Register

[31:0]


These bits contain the destination address for the Memory Move.

Figure 6.6 illustrates the Memory Move instruction.


Figure 6.6 Memory Move Instruction







TEMP Register



6.7 Load and Store Instructions

The Load and Store instructions provide a more efficient way to move data from/to memory to/from an internal register in the chip without using the normal memory move instruction.

The Load and Store instructions are represented by two Dword opcodes. The first Dword contains the DMA Command (DCMD) and DMA Byte Counter (DBC) register values. The second Dword contains the DMA SCRIPTS Pointer Save (DSPS) value. This is either the actual memory location of where to Load or Store, or the offset from the Data Structure Address (DSA), depending on the value of bit 28 (DSA Relative).

A maximum of 4 bytes may be moved with these instructions. The register address and memory address must have the same byte alignment, and the count set such that it does not cross Dword boundaries. The destination memory address in the Store instruction and the source memory address of the Load instruction may not map back to the operating register set of the chip. This excludes the SCRIPTS RAM and ROM memory spaces. If it does, a PCI read/write cycle occurs (the data does not actually transfer to/from the chip), and the chip issues an interrupt (Illegal Instruction Detected) immediately following.

Bit A1	Bit A0	Number of Bytes Allowed to Load and Store		
0	0	One, two, three or four		
0	1	One, two, or three		
1	0	One or two		
1	1	One		

The SIOM and DIOM bits in the DMA Mode (DMODE) register determine whether the destination or source address of the instruction is in Memory space or I/O space, as illustrated in the following table. The Load and Store utilizes the PCI commands for I/O read and I/O write to access the I/O space.

Bit	Source	Destination	
SIOM (Load)	Memory	Register	
DIOM (Store)	Register	Memory	

6.7.1 First Dword

IT[2:0] Instruction Type

[31:29]

These bits should be 111, indicating the Load and Store instruction.

DSA DSA Relative

28

When this bit is cleared, the value in the DMA SCRIPTS Pointer Save (DSPS) is the actual 32-bit memory address used to perform the Load and Store to/from. When this bit is set, the chip determines the memory address to perform the Load and Store to/from by adding the 24-bit signed offset value in the DMA SCRIPTS Pointer Save (DSPS) to the Data Structure Address (DSA).

R Reserved

[27:26]

NF No Flush (Store instruction only)

25

When this bit is set, the LSI53C875 performs a Store without flushing the prefetch unit. When this bit is cleared, the Store instruction automatically flushes the prefetch unit. Use No Flush if the source and destination are not within four instructions of the current Store instruction. This bit has no effect on the Load instruction.

Note:

This bit has no effect unless the Prefetch Enable bit in the DMA Control (DCNTL) register is set. For information on SCRIPTS instruction prefetching, see Chapter 2, "Functional Description."

LS Load/Store

24

When this bit is set, the instruction is a Load. When cleared, it is a Store.

R Reserved 23

RA[6:0] Register Address [22:16]

A[6:0] selects the register to Load and Store to/from

within the LSI53C875.

Note: It is not possible to Load the SCSI First Byte Received

(SFBR) register, although it is possible to store the SFBR

contents to another location.

R Reserved [15:3]

BC Byte Count [2:0]

This value is the number of bytes to Load and Store.

6.7.2 Second Dword


Memory/IO Address/DSA Offset

[31:0]


This is the actual memory location of where to Load and Store, or the offset from the Data Structure Address (DSA) register value.

Figure 6.7 illustrates the Load and Store Instruction format.

Figure 6.7 Load and Store Instruction Format



DSPS Register - Memory/ I/O Address/DSA Offset



Chapter 7 Instruction Set of the I/O Processor

This chapter specifies the LSI53C875 electrical and mechanical characteristics. It is divided into the following sections:

- Section 7.1, "DC Characteristics"
- Section 7.2, "TolerANT Technology Electrical Characteristics"
- Section 7.3, "AC Characteristics"
- Section 7.4, "PCI and External Memory Interface Timing Diagrams"
- Section 7.5, "PCI and External Memory Interface Timing"
- Section 7.6, "SCSI Timing Diagrams"
- Section 7.7, "Package Drawings"

7.1 DC Characteristics

This section describes the LSI53C875 DC characteristics. Table 7.1 through Table 7.14 give current and voltage specifications.

Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions beyond those indicated in the Operating Conditions section of the manual is not implied.

Table 7.1 **Absolute Maximum Stress Ratings**

Symbol	Parameter	Min	Max	Unit	Test Conditions
T _{STG}	Storage temperature	-55	150	°C	-
V _{DD}	Supply voltage	-0.5	7.0	V	_
V _{IN}	Input voltage	V _{SS} -0.5	V _{DD} +0.5	V	-
I _{LP} ¹	Latch-up current	±150	_	mA	-
ESD ²	Electrostatic discharge	_	2 K	V	MIL-STD 883C, Method 3015.7

^{1. - 2} V < V_{PIN} < 8 V. 2. SCSI pins only.

Note: Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions beyond those indicated in the Operating Conditions section of the manual is not implied.

Operating Conditions Table 7.2

Symbol	Parameter	Min	Max	Unit	Test Conditions
V_{DD}	Supply voltage	4.75	5.25	V	_
I _{DD}	Supply current (dynamic) Supply current (static)	_ _	130 1	mA mA	<u>-</u>
T _A	Operating free air	0	70	°C	-
θ_{JA}	Thermal resistance (junction to ambient air)	_	67	°C/W	_

Note: Conditions that exceed the operating limits may cause the device to function incorrectly.

Table 7.3 SCSI Signals—SD[15:0]/, SDP[1:0]/, SREQ/, SACK/

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{IH}	Input high voltage	2.0	V _{DD} +0.5	V	_
V _{IL}	Input low voltage	V _{SS} -0.5	0.8	V	_
V _{OH} ¹	Output high voltage	2.5	3.5	V	2.5 mA
V _{OL}	Output low voltage	V _{SS}	0.5	V	48 mA
I _{OZ}	3-state leakage	-10	10	μΑ	-

^{1.} TolerANT active negation enabled.

Table 7.4 SCSI Signals—SMSG, SI_O/, SC_D/, SATN/, SBSY/, SSEL/, SRST/

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{IH}	Input high voltage	2.0	V _{DD} +0.5	V	_
V _{IL}	Input low voltage	V _{SS} -0.5	0.8	V	_
V _{OL}	Output low voltage	V _{SS}	0.5	V	48 mA
l _{OZ}	3-state leakage (SRST/ only)	–10 –500	10 –50	μА	_

Table 7.5 Input Signals—CLK, SCLK, GNT/, IDSEL, RST/, TESTIN, DIFFSENS, BIG_LIT/

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{IH}	Input high voltage	2.0	V _{DD} +0.5	V	-
V_{IL}	Input low voltage	V _{SS} -0.5	0.8	V	-
I _{IN}	Input leakage	-10	10	μА	_

Note: SCLK and BIG_LIT/ have 100 μ A pull-ups, and GNT/ and IDSEL have 25 μ A pull-ups, that are enabled when TESTIN is low. TESTIN has a 100 μ A pull-up that is always enabled.

DC Characteristics 7-3

Table 7.6 Capacitance

Symbol	Symbol Parameter		Max	Unit	Test Conditions
C _I	Input capacitance of input pads	_	7	pF	_
C _{IO}	Input capacitance of I/O pads	_	10	pF	_

Table 7.7 Output Signals—MAC/_TESTOUT, REQ/

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{OH}	Output high voltage	2.4	V _{DD}	V	–16 mA
V _{OL}	Output low voltage	V _{SS}	0.4	V	16 mA
I _{OZ}	3-state leakage	-10	10	μΑ	_

Note: REQ/ has a 100 μ A pull-up that is enabled when TESTIN is low.

Table 7.8 Output Signals—IRQ/, SDIR[15:0], SDIRP0, SDIRP1, BSYDIR, SELDIR, RSTDIR, TGS, IGS, MAS/[1:0], MCE/, MOE/, MWE/

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{OH}	Output high voltage	2.4	V_{DD}	V	−4 mA ¹
V _{OL}	Output low voltage	V _{SS}	0.4	V	4 mA ¹
I _{OZ}	3-state leakage	-10	10	μΑ	_

^{1.} For IRQ/, Test Conditions are 8 mA.

Note: IRQ/, MAS/[1:0], MCE/, MOE/, and MWE/ have a 100 μA pull-up that is enabled when TESTIN is low. IRQ/ can be enabled with a register as an open drain with an internal 100 μA pull-up.

Table 7.9 Output Signal—SERR/

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{OL}	Output low voltage	V _{SS}	0.4	V	16 mA
I _{OZ}	3-state leakage	-10	10	μΑ	_

Table 7.10 Bidirectional Signals—AD[31:0], C_BE[3:0], FRAME/, IRDY/, TRDY/, DEVSEL/, STOP/, PERR/, PAR

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{IH}	Input high voltage	2.0	V _{DD} +0.5	V	-
V _{IL}	Input low voltage	V _{SS} -0.5	0.8	V	_
v _{OH}	Output high voltage	2.4	V _{DD}	V	16 mA
V _{OL}	Output low voltage	V _{SS}	0.4	V	16 mA
I _{OZ}	3-state leakage	-10	10	μΑ	_

Note: All the signals in this table have 25 μA pull-ups that are enabled when TESTIN is low.

Table 7.11 Bidirectional Signals—GPIO0_FETCH/, GPIO1_MASTER/, GPIO2_MAS2/, GPIO3, GPIO4

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{IH}	Input high voltage	2.0	V _{DD} +0.5	V	_
V _{IL}	Input low voltage	V _{SS} -0.5	0.8	V	_
V _{OH}	Output high voltage	2.4	V _{DD}	V	–16 mA
V _{OL}	Output low voltage	V _{SS}	0.4	V	16 mA
I _{OZ}	3-state leakage	-10	10	μΑ	_

Note: All the signals in this table have 100 µA pull-ups that are enabled when TESTIN is low.

DC Characteristics 7-5

Table 7.12 Bidirectional Signals—MAD[7:0]

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{IH}	Input high voltage	2.0	V _{DD} +0.5	V	_
V _{IH}	Input high voltage - external memory pull-downs	3.85	V _{DD} +0.5	V	-
V _{IL}	Input low voltage	V _{SS} -0.5	0.8	V	_
V _{IL}	Input low voltage - external memory pull-downs	V _{SS} -0.5	1.35	V	_
V _{OH}	Output high voltage	2.4	V _{DD}	V	−4 mA
V _{OL}	Output low voltage	V _{SS}	0.4	V	4 mA
I _{OZ}	3-state leakage	-10	10	μА	_

Note: All the signals in this table have 100 μA pull-ups that are enabled when TESTIN is low.

Table 7.13 Input Signals—TDI, TMS, TCK (LSI53C875J, LSI53C875JB, LSI53C875N Only)

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{IH}	Input high voltage	3.85	V _{DD} +0.5	V	_
V _{IL}	Input low voltage	V _{SS} -0.5	1.35	V	_
I _{IN}	Input leakage	-800	-200	μΑ	-

Table 7.14 Output Signal—TDO (LSI53C875, LSI53C875JB, LSI53C875N Only)

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{OH}	Output high voltage	V _{DD} -0.5	V _{DD}	V	–4 mA
V _{OL}	Output low voltage	V _{SS}	0.5	V	4 mA
I _{OZ}	3-state leakage	-10	10	μΑ	_

7.2 TolerANT Technology Electrical Characteristics

The LSI53C875 features TolerANT technology, which includes active negation on the SCSI drivers and input signal filtering on the SCSI receivers. Active negation actively drives the SCSI Request, Acknowledge, Data, and Parity signals HIGH rather than allowing them to be passively pulled up by terminators. Table 7.15 provides electrical characteristics for SE SCSI signals. Figure 7.1 through Figure 7.5 provide reference information for testing SCSI signals.

Table 7.15 TolerANT Technology Electrical Characteristics

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{OH} ¹	Output high voltage	2.5	3.5	V	I _{OH} = 2.5 mA
V _{OL}	Output low voltage	0.1	0.5	V	I _{OL} = 48 mA
V _{IH}	Input high voltage	2.0	7.0	V	_
V _{IL}	Input low voltage	-0.5	0.8	V	Referenced to V _{SS}
V_{IK}	Input clamp voltage	-0.66	-0.77	V	$V_{DD} = 4.75; I_{I} = -20 \text{ mA}$
V_{TH}	Threshold, HIGH to LOW	1.1	1.3	V	_
V_{TL}	Threshold, LOW to HIGH	1.5	1.7	V	_
V _{TH} -V _{TL}	Hysteresis	200	400	mV	_
I _{OH} ¹	Output high current	2.5	24	mA	V _{OH} = 2.5 V
I _{OL}	Output low current	100	200	mA	$V_{OL} = 0.5 V$
I _{OSH} ¹	Short-circuit output high current	_	625	mA	Output driving low, pin shorted to V _{DD} supply ²
I _{OSL}	Short-circuit output low current	_	95	mA	Output driving high, pin shorted to V _{SS} supply
I _{LH}	Input high leakage	_	10	μА	$-0.5 < V_{DD} < 5.25$ $V_{PIN} = 2.7 V$
I _{LL}	Input low leakage	_	-10	μА	$-0.5 < V_{DD} < 5.25$ $V_{PIN} = 0.5 V$
R _I	Input resistance	20	_	ΜΩ	SCSI pins ³
C _P	Capacitance per pin	_	10	pF	PQFP
t _R ¹	Rise time, 10% to 90%	9.7	18.5	ns	Figure 7.1
t _F	Fall time, 90% to 10%	5.2	14.7	ns	Figure 7.1
dV _H /dt	Slew rate, LOW to HIGH	0.15	0.49	V/ns	Figure 7.1
dV _L /dt	Slew rate, HIGH to LOW	0.19	0.67	V/ns	Figure 7.1

Table 7.15 TolerANT Technology Electrical Characteristics

Symbol	Parameter	Min	Max	Unit	Test Conditions
ESD	Electrostatic discharge	2	_	kV	MIL-STD-883C; 3015-7
	Latch-up	100	_	mA	-
	Filter delay	20	30	ns	Figure 7.2
	Extended filter delay	40	60	ns	Figure 7.2

- 1. Active negation outputs only: Data, Parity, SREQ/, SACK/.
- 2. Single pin only; irreversible damage may occur if sustained for one second.
- 3. SCSI RESET pin has 10 k Ω pull-up resistor.

Note: These values are guaranteed by periodic characterization; they are not 100% tested on every device.

Figure 7.1 Rise and Fall Time Test Conditions




Figure 7.2 SCSI Input Filtering



Note: t₁ is the input filtering period.

Figure 7.3 Hysteresis of SCSI Receiver




Figure 7.4 Input Current as a Function of Input Voltage






Figure 7.5 Output Current as Function of Output Voltage





7.3 AC Characteristics


The AC characteristics described in this section apply over the entire range of operating conditions (refer to Section 7.1, "DC Characteristics"). Chip timings are based on simulation at worst case voltage, temperature, and processing. Timings were developed with a load capacitance of 50 pF. Table 7.16 and Figure 7.6 provide External Clock timing data.

Table 7.16 Clock Timing

Symbol	Parameter	Min	Max	Unit
t ₁	Bus clock cycle time	30	DC	ns
	SCSI clock cycle time (SCLK) ¹	12.5	60	ns
t ₂	CLK LOW time ²	12	_	ns
	SCLK LOW time ²	5	_	ns
t ₃	CLK HIGH time ²	12	_	ns
	SCLK HIGH time ²	5	_	ns
t ₄	CLK slew rate	1	_	V/ns
	SCLK slew rate	1	_	V/ns

This parameter must be met to ensure SCSI timings are within specification.
 Duty cycle not to exceed 60/40.

Figure 7.6 Clock Waveforms




AC Characteristics 7-11

Table 7.17 and Figure 7.7 provide Reset Input timing data.

Table 7.17 Reset Input

Symbol	Parameter	Min	Max	Unit
t ₁	Reset pulse width	10	_	t _{CLK}
t ₂	Reset deasserted setup to CLK HIGH	0	_	ns
t ₃	MAD setup time to CLK HIGH (for configuring the MAD bus only)	20	-	ns
t ₄	MAD hold time from CLK HIGH (for configuring the MAD bus only)	20	_	ns

Figure 7.7 Reset Input




1. When enabled.

Table 7.18 and Figure 7.8 provide Interrupt Output timing data.

Table 7.18 Interrupt Output

Symbol	Parameter	Min	Max	Unit
t ₁	CLK HIGH to IRQ/ LOW	20	_	ns
t ₂	CLK HIGH to IRQ/ HIGH	40	_	ns
t ₃	IRQ/ deassertion time	3	_	CLK

Figure 7.8 Interrupt Output



7.4 PCI and External Memory Interface Timing Diagrams

Figure 7.9 through Figure 7.30 represent signal activity when the LSI53C875 accesses the PCI bus. The timings for the PCI and external memory buses are listed on page 7-50. This section includes timing diagrams for access to three groups of external memory configurations. The first group applies to systems with memory size of 64 Kbytes and above; one byte read or write cycle, and fast or normal ROMs. The second group applies to systems with memory size of 64 Kbytes and above, one byte read or write cycles, and slow ROMs. The third group applies to systems with memory size of 64 Kbytes or less, one byte read or write cycles, and normal or fast ROM.

Note: Multiple byte accesses to the external memory bus increase the read or write cycle by 11 clocks for each additional byte.

Timing diagrams included in this section are:

- Target Timing
 - PCI Configuration Register Read
 - PCI Configuration Register Write
 - Operating Register/SCRIPTS RAM Read
 - Operating Register/SCRIPTS RAM Write
 - External Memory Read
 - External Memory Write
- Initiator Timing
 - Opcode Fetch, Nonburst
 - Burst Opcode Fetch
 - Back-to-Back Read
 - Back-to-Back Write
 - Burst Read
 - Burst Write
- External Memory Timing
 - Read Cycle, Normal/Fast Memory (64 Kbytes), Single Byte Access
 - Write Cycle, Normal/Fast Memory (64 Kbytes), Single Byte Access
 - Read Cycle, Normal/Fast Memory (64 Kbyte), Multiple Byte Access
 - Write Cycle, Normal/Fast Memory (64 Kbyte), Multiple Byte Access
 - Read Cycle, Slow Memory (64 Kbyte)
 - Write Cycle, Slow Memory (64 Kbyte)
 - Read Cycle, Normal/Fast Memory (64 Kbyte)
 - Write Cycle, Normal/Fast Memory (64 Kbyte)
 - Read Cycle, Slow Memory (£ 64 Kbyte)
 - Write Cycle, Slow Memory (£ 64 Kbyte)

7.4.1 Target Timing

Figure 7.9 through Figure 7.14 describe Target timing.

Figure 7.9 PCI Configuration Register Read




Figure 7.10 PCI Configuration Register Write






Figure 7.11 Operating Register/SCRIPTS RAM Read







This page intentionally left blank.

Figure 7.13 External Memory Read




Figure 7.13 External Memory Read (Cont.)




Figure 7.14 External Memory Write





Figure 7.14 External Memory Write (Cont.)



7.4.2 Initiator Timing

Figure 7.17 through Figure 7.20 describe LSI53C875 Initiator timing.

Figure 7.15 Opcode Fetch, Nonburst




Figure 7.16 Burst Opcode Fetch




Figure 7.17 Back-to-Back Read




Figure 7.18 Back-to-Back Write




Figure 7.19 Burst Read




Figure 7.19 Burst Read (Cont.)




Figure 7.20 Burst Write





Figure 7.20 Burst Write (Cont.)



7.4.3 External Memory Timing

Figure 7.21 through Figure 7.30 describe LSI53C875 External Memory timing.

Figure 7.21 Read Cycle, Normal/Fast Memory (≥ 64 Kbytes), Single Byte Access





Figure 7.21 Read Cycle, Normal/Fast Memory (≥ 64 Kbytes), Single Byte Access (Cont.)









Figure 7.22 Write Cycle, Normal/Fast Memory (≥ 64 Kbytes), Single Byte Access (Cont.)









Figure 7.23 Read Cycle, Normal/Fast Memory (≥ 64 Kbyte), Multiple Byte Access (Cont.)











Figure 7.24 Write Cycle, Normal/Fast Memory (≥ 64 Kbyte), Multiple Byte Access (Cont.)






















































7.5 PCI and External Memory Interface Timing

Table 7.19 lists the LSI53C875 PCI and External Memory Interface timing data.

Table 7.19 LSI53C875 PCI and External Memory Interface Timing

Symbol	Parameter	Min	Max	Unit
t ₁	Shared signal input setup time	7	_	ns
t ₂	Shared signal input hold time	0	_	ns
t ₃	CLK to shared signal output valid	_	11	ns
t ₄	Side signal input setup time	10	_	ns
t ₅	Side signal input hold time	0	_	ns
t ₆	CLK to side signal output valid	_	12	ns
t ₇	CLK high to FETCH/ low	_	20	ns
t ₈	CLK high to FETCH/ high	_	20	ns
t ₉	CLK high to MASTER/ low	_	20	ns
t ₁₀	CLK high to MASTER/ high	_	20	ns
t ₁₁	Address setup to MAS/ high	25	_	ns
t ₁₂	Address hold from MAS/ high	15	_	ns
t ₁₃	MAS/ pulse width	25	_	ns
t _{14f}	MCE/ low to data clocked in (fast memory)	160	_	ns
t _{14s}	MCE/ low to data clocked in (slow memory)	220	_	ns
t _{15f}	Address valid to data clocked in (fast memory)	205	_	ns
t _{15s}	Address valid to data clocked in (slow memory)	265	_	ns
t _{16f}	MOE/ low to data clocked in (fast memory)	100	_	ns
t _{16s}	MOE/ low to data clocked in (slow memory)	160	_	ns
t ₁₇	Data hold from address, MOE/, MCE/ change	0	_	ns
t ₁₈	Next address out from MOE/, MCE/ high	50	_	ns
t ₁₉	Data setup to CLK high	5	_	ns
t ₂₀	Data setup to MWE/ low	30	_	ns
t ₂₁	Data hold from MWE/ high	20	_	ns
t ₂₅	MCE/ low to MWE/ low	25	_	ns
t ₂₆	MWE/ high to MCE/ high	25	_	ns

7.6 SCSI Timing Diagrams

Table 7.20 through Table 7.29 and Figure 7.31 through Figure 7.35 describe the LSI53C875 SCSI timing.

Table 7.20 Initiator Asynchronous Send

Symbol	Parameter	Min	Max	Unit
t ₁	SACK/ asserted from SREQ/ asserted	5	_	ns
t ₂	SACK/ deasserted from SREQ/ deasserted	5	_	ns
t ₃	Data setup to SACK/ asserted	55	_	ns
t ₄	Data hold from SREQ/ deasserted	20	_	ns

Figure 7.31 Initiator Asynchronous Send




Table 7.21 Initiator Asynchronous Receive

Symbol	Parameter	Min	Max	Unit
t ₁	SACK/ asserted from SREQ/ asserted	5	_	ns
t ₂	SACK/ deasserted from SREQ/ deasserted	5	_	ns
t ₃	Data setup to SREQ/ asserted	0	_	ns
t ₄	Data hold from SACK/ asserted	0	_	ns

Figure 7.32 Initiator Asynchronous Receive




Table 7.22 Target Asynchronous Send

Symbol	Parameter	Min	Max	Unit
t ₁	SREQ/ deasserted from SACK/ asserted	5	_	ns
t ₂	SREQ/ asserted from SACK/ deasserted	5	_	ns
t ₃	Data setup to SREQ/ asserted	55	_	ns
t ₄	Data hold from SACK/ asserted	20	_	ns

Figure 7.33 Target Asynchronous Send




Table 7.23 Target Asynchronous Receive

Symbol	Parameter	Min	Max	Unit
t ₁	SREQ/ deasserted from SACK/ asserted	5	_	ns
t ₂	SREQ/ asserted from SACK/ deasserted	5	_	ns
t ₃	Data setup to SACK/ asserted	0	_	ns
t ₄	Data hold from SREQ/ deasserted	0	_	ns

Figure 7.34 Target Asynchronous Receive




Figure 7.35 Initiator and Target Synchronous Transfer




Table 7.24 SCSI-1 Transfers (SE, 5.0 Mbytes/s)

Symbol	Parameter	Min	Max	Unit
t ₁	Send SREQ/ or SACK/ assertion pulse width	90	_	ns
t ₂	Send SREQ/ or SACK/ deassertion pulse width	90	_	ns
t ₁	Receive SREQ/ or SACK/ assertion pulse width	90	_	ns
t ₂	Receive SREQ/ or SACK/ deassertion pulse width	90	_	ns
t ₃	Send data setup to SREQ/ or SACK/ asserted	55	_	ns
t ₄	Send data hold from SREQ/ or SACK/ asserted	100	_	ns
t ₅	Receive data setup to SREQ/ or SACK/ asserted	0	_	ns
t ₆	Receive data hold from SREQ/ or SACK/ asserted	45	_	ns

Table 7.25 SCSI-1 Transfers (Differential, 4.17 Mbytes/s)

Symbol	Parameter	Min	Max	Unit
t ₁	Send SREQ/ or SACK/ assertion pulse width	96	_	ns
t ₂	Send SREQ/ or SACK/ deassertion pulse width	96	_	ns
t ₁	Receive SREQ/ or SACK/ assertion pulse width	84	_	ns
t ₂	Receive SREQ/ or SACK/ deassertion pulse width	84	_	ns
t ₃	Send data setup to SREQ/ or SACK/ asserted	65	_	ns
t ₄	Send data hold from SREQ/ or SACK/ asserted	110	_	ns
t ₅	Receive data setup to SREQ/ or SACK/ asserted	0	_	ns
t ₆	Receive data hold from SREQ/ or SACK/ asserted	45	_	ns

Table 7.26 SCSI-2 Fast Transfers 10.0 Mbytes/s (8-Bit Transfers) or 20.0 Mbytes/s (16-Bit Transfers), 40 MHz Clock

Symbol	Parameter	Min	Max	Unit
t ₁	Send SREQ/ or SACK/ assertion pulse width	35	-	ns
t ₂	Send SREQ/ or SACK/ deassertion pulse width	35	_	ns
t ₁	Receive SREQ/ or SACK/ assertion pulse width	20	_	ns
t ₂	Receive SREQ/ or SACK/ deassertion pulse width	20	_	ns
t ₃	Send data setup to SREQ/ or SACK/ asserted	33	_	ns
t ₄	Send data hold from SREQ/ or SACK/ asserted	40	_	ns
t ₅	Receive data setup to SREQ/ or SACK/ asserted	0	_	ns
t ₆	Receive data hold from SREQ/ or SACK/ asserted	10	_	ns

Table 7.27 SCSI-2 Fast Transfers 10.0 Mbytes/s (8-Bit Transfers) or 20.0 Mbytes/s (16-Bit Transfers), 50 MHz Clock

Symbol	Parameter	Min	Max	Unit
t ₁	Send SREQ/ or SACK/ assertion pulse width	35	_	ns
t ₂	Send SREQ/ or SACK/ deassertion pulse width	35	_	ns
t ₁	Receive SREQ/ or SACK/ assertion pulse width	20	_	ns
t ₂	Receive SREQ/ or SACK/ deassertion pulse width	20	_	ns
t ₃	Send data setup to SREQ/ or SACK/ asserted	33	_	ns
t ₄	Send data hold from SREQ/ or SACK/ asserted	40 ¹	_	ns
t ⁵	Receive data setup to SREQ/ or SACK/ asserted	0	_	ns
t ⁶	Receive data hold from SREQ/ or SACK/ asserted	10	_	ns

^{1.} Analysis of system configuration is recommended due to reduced driver skew margin in differential systems.

Notes: Transfer period bits (bits [7:5] in the SCSI Transfer (SXFER) register) are set to zero and the Extra Clock Cycle of Data Setup bit (bit 7 in SCSI Control One (SCNTL1)) is set. For Fast SCSI, set the TolerANT Enable bit (bit 7 in SCSI Test Three (STEST3)).

Table 7.28 Ultra SCSI SE Transfers 20.0 Mbytes/s (8-Bit Transfers) or 40.0 Mbytes/s (16-Bit Transfers), 80 MHz Clock

Symbol	Parameter	Min	Max	Unit
t ₁	Send SREQ/ or SACK/ assertion pulse width	16	_	ns
t ₂	Send SREQ/ or SACK/ deassertion pulse width	16	_	ns
t ₁	Receive SREQ/ or SACK/ assertion pulse width	10	-	ns
t ₂	Receive SREQ/ or SACK/ deassertion pulse width	10	_	ns
t ₃	Send data setup to SREQ/ or SACK/ asserted	12	_	ns
t ₄	Send data hold from SREQ/ or SACK/ asserted	17	-	ns
t ⁵	Receive data setup to SREQ/ or SACK/ asserted	0	_	ns
t ⁶	Receive data hold from SREQ/ or SACK/ asserted	6	_	ns

Notes: Transfer period bits (bits [7:5] in the SCSI Transfer (SXFER) register) are set to zero and the Extra Clock Cycle of Data Setup bit (bit 7 in SCSI Control One (SCNTL1)) is set. For Fast SCSI, set the TolerANT Enable bit (bit 7 in SCSI Test Three (STEST3)). During Ultra SCSI transfers, the value of the Extend REQ/ ACK Filtering bit (SCSI Test Two (STEST2), bit 1) has no effect.

Table 7.29 Ultra SCSI Differential Transfers 20.0 Mbytes/s (8-Bit Transfers) or 40.0 Mbytes/s (16-Bit Transfers), 80 MHz Clock


Symbol	Parameter	Min	Max	Unit
t ₁	Send SREQ/ or SACK/ assertion pulse width	16	_	ns
t ₂	Send SREQ/ or SACK/ deassertion pulse width	16	_	ns
t ₁	Receive SREQ/ or SACK/ assertion pulse width	10	_	ns
t ₂	Receive SREQ/ or SACK/ deassertion pulse width	10	_	ns
t ₃	Send data setup to SREQ/ or SACK/ asserted	16	_	ns
t ₄	Send data hold from SREQ/ or SACK/ asserted	21	_	ns
t ⁵	Receive data setup to SREQ/ or SACK/ asserted	0	_	ns
t ⁶	Receive data hold from SREQ/ or SACK/ asserted	6	_	ns

Notes: Transfer period bits (bits [7:5] in the SCSI Transfer (SXFER) register) are set to zero and the Extra Clock Cycle of Data Setup bit (bit 7 in SCSI Control One (SCNTL1)) is set. For Fast SCSI, set the TolerANT Enable bit (bit 7 in SCSI Test Three (STEST3)). During Ultra SCSI transfers, the value of the Extend REQ/ ACK Filtering bit (SCSI Test Two (STEST2), bit 1) has no effect.

7.7 Package Drawings

Figure 7.36 is the 169-pin PBGA mechanical drawing and Figure 7.37 is the 160-pin PQFP mechanical drawing for the LSI53C875.

Figure 7.36 169-Pin PBGA (GV) Mechanical Drawing



Important: This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code GV.

DESCRIPTION DATE INITIAL RELEASE 09-28-93 0 D1 🏝 ♦.20 **(**) C A−B (S) D (S) ◆.20 **Ø** H A−B **⑤** D **⑤** L .05 A−B DIMENSIONS IN MM -D- <u>A</u> MIN MAX NOTE 4.01 0.30 0.15±0.03 32.00 32.40

_B__/<u>3</u>\

SEE DETAIL "A"

Figure 7.37 160-pin PQFP (P3) Mechanical Drawing (Sheet 1 of 2)

<u></u> **3** -A-

This drawing may not be the latest version. For board layout and manufacturing, obtain the **Important:** most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code P3.

-c-

SEATING PLANE

Ф.20 (M) C A-B (S) D (S) Ф.20 Ø H A−B ⑤ D ⑤


BASE PLANE

LSI LOGIC CORPORATION
48580 KATO ROAD FREMONT CA 94539

160 PLASTIC QUAD FLAT PACK COPPER

JZ01-000409-00

Figure 7.37 160-pin PQFP (P3) Mechanical Drawing (Sheet 2 of 2)



Important:

This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code P3.

Appendix A Register Summary

Table A.1 lists the LSI53C875 configuration registers by register name.

Table A.1 Configuration Registers

Register Name	Address	Read/Write	Page
Base Address One (Memory)	0x14	Read/Write	3-19
Base Address Zero (I/O)	0x10	Read/Write	3-19
Bridge Support Extensions (PMCSR_BSE)	0x46	Read Only	3-27
Cache Line Size	0x0C	Read/Write	3-18
Capabilities Pointer	0x34	Read Only	3-22
Capability ID	0x40	Read Only	3-25
Class Code	0x09	Read Only	3-17
Command	0x04	Read/Write	3-13
Data	0x47	Read Only	3-28
Device ID	0x02	Read Only	3-13
Expansion ROM Base Address	0x30	Read/Write	3-21
Header Type	0x0E	Read Only	3-19
Interrupt Line	0x3C	Read/Write	3-23
Interrupt Pin	0x3D	Read Only	3-23
Latency Timer	0x0D	Read/Write	3-18
Max_Lat	0x3F	Read Only	3-24
Min_Gnt	0x3E	Read Only	3-24
Next Item Pointer	0x41	Read Only	3-25

Table A.1 Configuration Registers (Cont.)

Register Name	Address	Read/Write	Page
Power Management Capabilities	0x42	Read Only	3-25
Power Management Control/Status	0x44	Read/Write	3-26
RAM Base Address Two (Memory) SCRIPTS RAM	0x18	Read/Write	3-20
Revision ID	0x08	Read Only	3-17
Status	0x06	Read/Write	3-15
Subsystem ID (SSID)	0x2E	Read Only	3-21
Subsystem Vendor ID (SSVID)	0x2C	Read Only	3-20
Vendor ID	0x00	Read Only	3-13

Table A.2 lists the LSI53C875 operating registers by register name.

Table A.2 LSI53C875 Register Map

Register Name	Address (Memory or I/O) (Config. Memory or I/O)	Read/Write	Page
Adder Sum Output (ADDER)	0x3C-0x3F (0xBC-0xBF)	Read Only	5-53
Chip Test Five (CTEST5)	0x22 (0xA2)	Read/Write	5-42
Chip Test Four (CTEST4)	0x21 (0xA1)	Read/Write	5-40
Chip Test One (CTEST1)	0x19 (0x99)	Read Only	5-35
Chip Test Six (CTEST6)	0x23 (0xA3)	Read/Write	5-43
Chip Test Three (CTEST3)	0x1B (0x9B)	Read/Write	5-37
Chip Test Two (CTEST2)	0x1A (0x9A)	Read/Write	5-35
Chip Test Zero (CTEST0)	0x18 (0x98)	Read/Write	5-34
Data Structure Address (DSA)	0x10-0x13 (0x90-0x93)	Read/Write	5-31
DMA Byte Counter (DBC)	0x24-0x26 (0xA4-0xA6)	Read/Write	5-44
DMA Command (DCMD)	0x27 (0xA7)	Read/Write	5-45
DMA Control (DCNTL)	0x3B (0xBB)	Read/Write	5-51
DMA FIFO (DFIFO)	0x20 (0xA0)	Read/Write	5-39

Table A.2 LSI53C875 Register Map (Cont.)


Register Name	Address (Memory or I/O) (Config. Memory or I/O)	Read/Write	Page
DMA Interrupt Enable (DIEN)	0x39 (0xB9)	Read/Write	5-50
DMA Mode (DMODE)	0x38 (0xB8)	Read/Write	5-47
DMA Next Address (DNAD)	0x28-0x2B (0xA8-0xAB)	Read/Write	5-45
DMA SCRIPTS Pointer (DSP)	0x2C-0x2F (0xAC-0xAF)	Read/Write	5-46
DMA SCRIPTS Pointer Save (DSPS)	0x30-0x33 (0xB0-0xB3)	Read/Write	5-46
DMA Status (DSTAT)	0x0C (0x8C)	Read Only	5-23
General Purpose (GPREG)	0x07 (0x87)	Read/Write	5-19
General Purpose Pin Control (GPCNTL)	0x47 (0xC7)	Read/Write	5-63
Interrupt Status (ISTAT)	0x14 (0x94)	Read/Write	5-31
Memory Access Control (MACNTL)	0x46 (0xC6)	Read/Write	5-62
Response ID One (RESPID1)	0x4B (0xCB)	Read/Write	5-70
Response ID Zero (RESPID0)	0x4A (0xCA)	Read/Write	5-69
Scratch Byte Register (SBR)	0x3A (0xBA)	Read/Write	5-51
Scratch Register A (SCRATCHA)	0x34-0x37 (0xB4-0xB7)	Read/Write	5-47
Scratch Register B (SCRATCHB)	0x5C-0x5F (0xDC-0xDF)	Read/Write	5-79
Scratch Registers C–J (SCRATCHC–SCRATCHJ)	0x60-0x7F (0xE0-0xFF)	Read/Write	5-79
SCSI Bus Control Lines (SBCL)	0x0B (0x8B)	Read Only	5-22
SCSI Bus Data Lines (SBDL)	0x58-0x59 (0xD8-0xD9)	Read Only	5-78
SCSI Chip ID (SCID)	0x04 (0x84)	Read/Write	5-14
SCSI Control One (SCNTL1)	0x01 (0x81)	Read/Write	5-6
SCSI Control Three (SCNTL3)	0x03 (0x83)	Read/Write	5-12
SCSI Control Two (SCNTL2)	0x02 (0x82)	Read/Write	5-9
SCSI Control Zero (SCNTL0)	0x00 (0x80)	Read/Write	5-3

Table A.2 LSI53C875 Register Map (Cont.)

Register Name	Address (Memory or I/O) (Config. Memory or I/O)	Read/Write	Page
SCSI Destination ID (SDID)	0x06 (0x86)	Read/Write	5-18
SCSI First Byte Received (SFBR)	0x08 (0x88)	Read/Write	5-20
SCSI Input Data Latch (SIDL)	0x50-0x51 (0xD0-0xD1)	Read Only	5-77
SCSI Interrupt Enable One (SIEN1)	0x41 (0xC1)	Read/Write	5-55
SCSI Interrupt Enable Zero (SIEN0)	0x40 (0xC0)	Read/Write	5-53
SCSI Interrupt Status One (SIST1)	0x43 (0xC3)	Read Only	5-59
SCSI Interrupt Status Zero (SIST0)	0x42 (0xC2)	Read Only	5-56
SCSI Longitudinal Parity (SLPAR)	0x44 (0xC4)	Read/Write	5-60
SCSI Output Control Latch (SOCL)	0x09 (0x89)	Read/Write	5-21
SCSI Output Data Latch (SODL)	0x54-0x55 (0xD4-0xD5)	Read/Write	5-78
SCSI Selector ID (SSID)	0x0A (0x09)	Read Only	5-22
SCSI Status One (SSTAT1)	0x0E (0x8E)	Read Only	5-27
SCSI Status Two (SSTAT2)	0x0F (0x8F)	Read Only	5-29
SCSI Status Zero (SSTAT0)	0x0D (0x8D)	Read Only	5-26
SCSI Test One (STEST1)	0x4D (0xCD)	Read/Write	5-72
SCSI Test Three (STEST3)	0x4F (0xCF)	Read/Write	5-75
SCSI Test Two (STEST2)	0x4E (0xCE)	Read/Write	5-73
SCSI Test Zero (STEST0)	0x4C (0xCC)	Read Only	5-70
SCSI Timer One (STIME1)	0x49 (0xC9)	Read/Write	5-66
SCSI Timer Zero (STIME0)	0x48 (0xC8)	Read/Write	5-64
SCSI Transfer (SXFER)	0x05 (0x85)	Read/Write	5-15
SCSI Wide Residue (SWIDE)	0x45 (0xC5)	Read/Write	5-61
Temporary (TEMP)	0x1C-0x1F (0x9C-0x9F)	Read/Write	5-38


Appendix B External Memory Interface Diagram Examples

Figure B.1 64 Kbyte Interface with 200 ns Memory




Note: MAD bus sense logic enabled for 16 Kbytes of slow memory (200 ns device @ 33 MHz).

Figure B.2 64 Kbyte Interface with 150 ns Memory



Note: MAD bus sense logic enabled for 64 Kbytes of fast memory (150 ns device @ 33 MHz).

Figure B.3 256 Kbyte Interface with 150 ns Memory



Note: MAD bus sense logic enabled for 256 Kbytes of fast memory (150 ns device @ 33 MHz). The HCT374s may be replaced with HCT377s.

Optional - for Flash Memory only, not required for EEPROMS. 27C010-15/28F010-15 Sockets V_{PP} + 12 V V_{PP} GPIO4 Control 'MWE/ MOE/ OE OE OE OE D0 D0 D0 D0 D[7:0] MAD0 MAD[7:0] 4.7 K D7 D7 D7 D7 A[7:0] Bus A0 A0 Α0 A0 MAD2 A[15:8] V_{SS} LSI53C875 D0 8 Q0 8 **HCT374** MASO/ D7 Q7 CK 0E A16 A16 A16 A16 A16 D0 8 Q0 CE CE CE CE HCT374 D7 Q7 MAS1/ CK 0E D0 Q0 A17 Y0 **HCT377** MCE/ MAD[2:0] Bus D2 Q2 A18 Υ1 В CK 0E Y2

Figure B.4 512 Kbyte Interface with 150 ns Memory

Note: MAD bus sense logic enabled for 512 Kbytes of slow memory (150 ns devices, additional time required for HCT139 @ 33 MHz). The HCT374s may be replaced with HCT377s.

GB

Υ3 **HCT139**

Index

Numerics	С	
3.3/5 volt PCI interface 2-9 3-state 4-6	cache line size enable bit 5-51 cache mode, see PCI cache mode 3-4	
A	chained block moves 2-34 tO 2-38 SODL register 2-36 SWIDE register 2-36	
abort operation bit 5-31	wide SCSI receive bit 2-36	
aborted bit 5-24, 5-50	wide SCSI send bit 2-35	
active negation	chained mode bit 5-9	
see TolerANT technology	chip revision level bits 5-37	
active termination 2-23	chip test five register 5-42	
adder register 5-53	chip test four register 5-40	
adder sum output register 5-53	chip test one register 5-35	
always wide SCSI bit 5-74	chip test six register 5-43	
arbitration	chip test two register 5-35	
arbitration in progress bit 5-27	chip test zero register 5-34	
arbitration mode bits 5-3	chip type bits 5-62	
immediate arbitration bit 5-8	clear DMA FIFO bit 5-37	
in progress bit 5-27	clear SCSI FIFO bit 5-76	
lost arbitration bit 5-27	clock address incrementor bit 5-42	
mode bits 5-3	clock byte counter bit 5-42	
priority encoder test bit 5-71	clock conversion factor bits 5-13	
won arbitration bit 5-27	configuration registers. See PCI configuration registers	
assert even SCSI parity bit 5-7	configured as I/O bit 5-36	
assert SATN/ on parity error bit 5-5	configured as memory bit 5-36	
assert SCSI ACK/ signal bit 5-21	connected bit 5-7, 5-33	
assert SCSI ATN/ signal bit 5-21	CTEST0 register 5-34	
assert SCSI BSY/ signal bit 5-21	CTEST1 register 5-35	
assert SCSI C_D/ signal bit 5-21	CTEST2 register 5-35	
assert SCSI data bus bit 5-6	CTEST4 register 5-40 CTEST5 register 5-42	
assert SCSI I_O signal bits 5-21	CTEST6 register 5-43	
assert SCSI MSG/ signal bit 5-21	CTESTO register 5-45	
assert SCSI REQ/ signal bit 5-21	D	
assert SCSI RST/ signal bit 5-7	ט	
assert SCSI SEL/ signal bit 5-21	data acknowledge status bit 5-37	
В	data path 2-16	
В	data request status bit 5-37	
	data structure address register 5-31	
bidirectional 4-6	data transfer direction bit 5-35	
big and little endian support 2-10	dataRD bit 5-62	
block move instructions 6-5	dataWR bit 5-62	
burst disable bit 5-40	DBC register 5-44	
burst length bits 5-43, 5-47	DBLEN bit 3 5-72	
burst opcode fetch enable bit 5-49	DBLSEL bit 2 5-72	
bus fault bit 5-24, 5-50	DCMD register 5-45	
byte	DCNTL register 5-51	
empty in DMA FIFO (FMT) 5-34	destination I/O memory enable bit 5-48	
byte empty in DMA FIFO bit 5-35	DFIFO register 5-39	
byte full in DMA FIFO bit 5-35	DIEN register 5-50	
byte offset counter bits 5-39, 5-43	DIETT TOGISTOT O OU	

DIF bit 5-73	G
differential mode	•
DIFFSENS 4-19	general purpose pin control register 5-63
direction control pins 4-16	general purpose register 5-19
operation 2-20	general purpose timer expired bit 5-56, 5-59
SCSI differential mode bit 5-73	general purpose timer period bits 5-68
DIFFSENS SCSI signal 7-3	general purpose timer scale factor bit 5-66
disable halt on parity error or ATN 5-7	GPCNTL register 5-63
disable single initiator response bit 5-76	GPIO enable bit 5-63
DMA byte counter register 5-44	GPIO[4:0] bits 5-19
DMA command register 5-45	GPREG register 5-19
DMA control register 5-51 DMA core 2-2	
DMA direction bit 5-42	Н
DMA FIFO bits 5-43	
DMA FIFO empty bit 5-23	halt SCSI clock bit 5-76
DMA FIFO register 5-39	handshake-to-handshake timer bus activity enable bit 5-66
DMA FIFO size bit 5-42	handshake-to-handshake timer expired bit 5-56, 5-59
DMA interrupt enable register 5-50	handshake-to-handshake timer period bit 5-64
DMA interrupt pending bit 5-34	high impedance mode bit 5-40
DMA mode register 5-47	
DMA next address register 5-45	
DMA SCRIPTS pointer register 5-46	
DMA SCRIPTS pointer save register 5-46	I/O instructions 6-12
DMA status register 5-23	illegal instruction detected bit 5-24
DMODE register 5-47	immediate arbitration bit 5-8
DNAD register 5-45	input 4-6
DSA register 5-31	instruction prefetching 2-5
DSP register 5-46	prefetch enable bit 5-51
DSPS register 5-46	prefetch flush bit 5-51
DSTAT register 5-23	prefetch unit flushing 2-5
_	instructions block move 6-5
E	I/O 6-12
	load and store 6-37
enable parity checking bit 5-5	memory move 6-33
enable read line bit 5-49	read/write 6-21
enable read multiple bit 5-49	transfer control 6-26
enable response to reselection bit 5-14	internal RAM, see also SCRIPTS RAM 2-3
enable response to selection bit 5-14	interrupt status register 5-31
enable wide SCSI bit 5-12	interrupt-on-the-fly bit 5-33
encoded chip SCSI ID 5-14	interrupts
encoded destination SCSI ID bit 5-22	fatal vs. nonfatal interrupts 2-30
encoded destination SCSI ID bits 5-18	halting 2-33
extend SREQ/SACK filtering bit 5-74	IRQ disable bit 2-30
external memory interface 2-6, 2-7	masking 2-31
configuration 2-7	sample interrupt service routine 2-33
flash ROM updates 2-6 GPIO4 bit 5-19	stacked interrupts 2-32
multiple byte accesses 7-13	IRQ disable bit 5-52
slow memory 2-8	IRQ mode bit 5-52
system requirements 2-6	ISTAT register 5-31
extra clock cycle of data setup bit 5-6	
oxid clock cycle of data cotap bit o c	J
F	
•	JTAG support 2-10
fetch enable 5-63	
fetch pin mode bit 5-38	L
FIFO byte control bits 5-41	
FIFO flags bits 5-27, 5-30	last disconnect bit 5-30
flush DMA FIFO bit 5-37	latched SCSI parity bit 5-28
FMT 5-34	latched SCSI parity for SD[15:8] bit 5-30
function complete bit 5-54, 5-57	load and store instructions 6-37
, , , , , , , , , , , , , , , , , , , ,	no flush option 6-38
	prefetch unit and store instructions 2-6, 6-38
	lost arbitration bit 5-27
	LSI53C700 family compatibility bit 5-53

IX-2 Index

M	SCSI dus data lines 5-78
MACNITI register 5 60	SCSI chip ID 5-14 SCSI control one register 5-6
MACNTL register 5-62 MAD bus programming 4-22	SCSI control register two 5-9
MAD[0] 4-24	SCSI control three 5-12
MAD[3:1] 4-24	SCSI control zero 5-3
MAD[4] 4-23	SCSI destination ID 5-18
• •	SCSI first byte received 5-20
MAD[5] 4-23	SCSI input data latch 5-77
MAD[6] 4-23 MAD[7] 4-23	SCSI interrupt enable one 5-55
MAD[7] 4-22	SCSI interrupt enable zero 5-53
manual start mode bit 5-49 master control for set or reset pulses bit 5-42	SCSI interrupt status one 5-59
master data parity error bit 5-24, 5-50	SCSI interrupt status zero 5-56
master enable bit 5-63	SCSI longitudinal parity 5-60
master parity error enable bit 5-41	SCSI output control latch 5-21
max SCSI synchronous offset bits 5-17	SCSI output data latch 5-78
memory access control register 5-62	SCSI selector ID 5-22
memory move instructions 6-33	SCSI status one 5-27
and SCRIPTS instruction prefetching 2-5	SCSI status two 5-29
no flush option 2-5	SCSI status zero 5-26
memory read line command 3-8	SCSI test one 5-72
memory read multiple command 3-9	SCSI test three 5-75
memory write and invalidate command 3-6	SCSI test two 5-73
write and invalidate mode bit 3-14	SCSI test zero 5-70
MG[7:0] 3-24	SCSI timer one 5-66
min_gnt (MG[7:0]) 3-24	SCSI timer zero 5-64
_g ([]/	SCSI transfer 5-15
N	SCSI wide residue 5-61
N	temporary stack 5-38
no flush memory move instruction 6-34	D
·	Р
0	nackage and feature entions 1.4
	package and feature options 1-4 parity 2-12
opcode fetch bursting 2-6	parity error bit 5-58
operating registers	PCI cache mode 3-4
adder sum output 5-53	
adder sum output 5-53 chip test five 5-42	cache line size enable bit 5-51
adder sum output 5-53 chip test five 5-42 chip test four 5-40	cache line size enable bit 5-51 cache line size register 3-18
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test one 5-35	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test one 5-35 chip test six 5-43	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test one 5-35 chip test six 5-43 chip test three 5-37	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test one 5-35 chip test six 5-43 chip test three 5-37 chip test two 5-35	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test one 5-35 chip test six 5-43 chip test three 5-37 chip test two 5-35 chip test zero 5-34	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test one 5-35 chip test six 5-43 chip test three 5-37 chip test two 5-35 chip test zero 5-34 data structure address 5-31	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test one 5-35 chip test six 5-43 chip test three 5-37 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test one 5-35 chip test six 5-43 chip test three 5-37 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test one 5-35 chip test six 5-43 chip test three 5-37 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45 DMA control 5-51	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2 PCI configuration registers 3-11 10 3-24
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test one 5-35 chip test six 5-43 chip test three 5-37 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45 DMA control 5-51 DMA FIFO 5-39	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2 PCI configuration registers 3-11 tO 3-24 base address one (memory) 3-19
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test one 5-35 chip test six 5-43 chip test three 5-37 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45 DMA control 5-51 DMA FIFO 5-39 DMA interrupt enable 5-50	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2 PCI comfiguration registers 3-11 to 3-24 base address one (memory) 3-19 base address zero (I/O) 3-19
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test one 5-35 chip test six 5-43 chip test three 5-37 chip test two 5-35 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45 DMA control 5-51 DMA FIFO 5-39 DMA interrupt enable 5-50 DMA mode 5-47	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2 PCI configuration registers 3-11 to 3-24 base address one (memory) 3-19 base address zero (I/O) 3-19 cache line size 3-18
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test one 5-35 chip test six 5-43 chip test three 5-37 chip test two 5-35 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45 DMA control 5-51 DMA FIFO 5-39 DMA interrupt enable 5-50 DMA mode 5-47 DMA next address 5-45	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2 PCI configuration registers 3-11 tO 3-24 base address one (memory) 3-19 base address zero (I/O) 3-19 cache line size 3-18 class code 3-17 command 3-13 data 3-28
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test one 5-35 chip test six 5-43 chip test three 5-37 chip test two 5-35 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45 DMA control 5-51 DMA FIFO 5-39 DMA interrupt enable 5-50 DMA mode 5-47 DMA next address 5-45 DMA SCRIPTS pointer 5-46	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2 PCI configuration registers 3-11 to 3-24 base address one (memory) 3-19 base address zero (I/O) 3-19 cache line size 3-18 class code 3-17 command 3-13 data 3-28 device ID 3-13
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test one 5-35 chip test six 5-43 chip test three 5-37 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45 DMA control 5-51 DMA FIFO 5-39 DMA interrupt enable 5-50 DMA mode 5-47 DMA next address 5-45 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer save 5-46	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2 PCI configuration registers 3-11 to 3-24 base address one (memory) 3-19 base address zero (I/O) 3-19 cache line size 3-18 class code 3-17 command 3-13 data 3-28 device ID 3-13 expansion ROM base address 3-21
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test ore 5-35 chip test six 5-43 chip test three 5-37 chip test two 5-35 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45 DMA control 5-51 DMA FIFO 5-39 DMA interrupt enable 5-50 DMA mode 5-47 DMA next address 5-45 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer save 5-46 DMA status 5-23	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2 PCI configuration registers 3-11 to 3-24 base address one (memory) 3-19 base address zero (I/O) 3-19 cache line size 3-18 class code 3-17 command 3-13 data 3-28 device ID 3-13 expansion ROM base address 3-21 header type 3-19
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test our 5-30 chip test one 5-35 chip test six 5-43 chip test two 5-35 chip test two 5-35 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45 DMA control 5-51 DMA FIFO 5-39 DMA interrupt enable 5-50 DMA mode 5-47 DMA next address 5-45 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer save 5-46 DMA status 5-23 general information 5-1	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2 PCI configuration registers 3-11 to 3-24 base address one (memory) 3-19 base address zero (I/O) 3-19 cache line size 3-18 class code 3-17 command 3-13 data 3-28 device ID 3-13 expansion ROM base address 3-21
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test one 5-35 chip test six 5-43 chip test three 5-37 chip test two 5-35 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45 DMA control 5-51 DMA FIFO 5-39 DMA interrupt enable 5-50 DMA mode 5-47 DMA next address 5-45 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer save 5-46 DMA status 5-23 general information 5-1 general purpose 5-19	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2 PCI configuration registers 3-11 tO 3-24 base address one (memory) 3-19 base address zero (I/O) 3-19 cache line size 3-18 class code 3-17 command 3-13 data 3-28 device ID 3-13 expansion ROM base address 3-21 header type 3-19 interrupt line 3-23 interrupt pin 3-23
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test ore 5-35 chip test six 5-43 chip test three 5-37 chip test two 5-35 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45 DMA control 5-51 DMA FIFO 5-39 DMA interrupt enable 5-50 DMA mode 5-47 DMA next address 5-45 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer save 5-46 DMA status 5-23 general information 5-1 general purpose 5-19 general purpose pin control 5-63	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read line command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2 PCI configuration registers 3-11 to 3-24 base address one (memory) 3-19 base address zero (I/O) 3-19 cache line size 3-18 class code 3-17 command 3-13 data 3-28 device ID 3-13 expansion ROM base address 3-21 header type 3-19 interrupt line 3-23 interrupt pin 3-23 latency timer 3-18
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test or 5-30 chip test one 5-35 chip test six 5-43 chip test two 5-35 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45 DMA control 5-51 DMA FIFO 5-39 DMA interrupt enable 5-50 DMA mode 5-47 DMA next address 5-45 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer save 5-46 DMA status 5-23 general information 5-1 general purpose 5-19 general purpose pin control 5-63 interrupt status 5-31	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2 PCI configuration registers 3-11 to 3-24 base address one (memory) 3-19 base address zero (I/O) 3-19 cache line size 3-18 class code 3-17 command 3-13 data 3-28 device ID 3-13 expansion ROM base address 3-21 header type 3-19 interrupt line 3-23 interrupt pin 3-23 latency timer 3-18 max_lat 3-24
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test or 5-30 chip test or 5-35 chip test six 5-43 chip test two 5-35 chip test two 5-35 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45 DMA control 5-51 DMA FIFO 5-39 DMA interrupt enable 5-50 DMA mode 5-47 DMA next address 5-45 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer save 5-46 DMA status 5-23 general information 5-1 general purpose 5-19 general purpose pin control 5-63 interrupt status 5-31 memory access control 5-62	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2 PCI configuration registers 3-11 to 3-24 base address one (memory) 3-19 base address zero (I/O) 3-19 cache line size 3-18 class code 3-17 command 3-13 data 3-28 device ID 3-13 expansion ROM base address 3-21 header type 3-19 interrupt line 3-23 interrupt pin 3-23 latency timer 3-18 max_lat 3-24 min_gnt 3-24
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test one 5-35 chip test six 5-43 chip test three 5-37 chip test two 5-35 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45 DMA control 5-51 DMA FIFO 5-39 DMA interrupt enable 5-50 DMA mode 5-47 DMA next address 5-45 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer save 5-46 DMA SCRIPTS pointer save 5-46 DMA status 5-23 general information 5-1 general purpose 5-19 general purpose pin control 5-63 interrupt status 5-31 memory access control 5-62 response ID one 5-70	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2 PCI configuration registers 3-11 to 3-24 base address one (memory) 3-19 base address zero (I/O) 3-19 cache line size 3-18 class code 3-17 command 3-13 data 3-28 device ID 3-13 expansion ROM base address 3-21 header type 3-19 interrupt line 3-23 interrupt pin 3-23 latency timer 3-18 max_lat 3-24 min_gnt 3-24 next item pointer 3-25
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test one 5-35 chip test six 5-43 chip test three 5-37 chip test two 5-35 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45 DMA control 5-51 DMA FIFO 5-39 DMA interrupt enable 5-50 DMA mode 5-47 DMA next address 5-45 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer save 5-46 DMA status 5-23 general information 5-1 general purpose 5-19 general purpose pin control 5-63 interrupt status 5-31 memory access control 5-62 response ID one 5-70 response ID zero 5-69	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read line command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2 PCI configuration registers 3-11 to 3-24 base address one (memory) 3-19 base address zero (I/O) 3-19 cache line size 3-18 class code 3-17 command 3-13 data 3-28 device ID 3-13 expansion ROM base address 3-21 header type 3-19 interrupt line 3-23 interrupt pin 3-23 latency timer 3-18 max_lat 3-24 min_gnt 3-24 next item pointer 3-25 power management control/status 3-26
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test or 5-30 chip test one 5-35 chip test six 5-43 chip test two 5-35 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45 DMA control 5-51 DMA FIFO 5-39 DMA interrupt enable 5-50 DMA mode 5-47 DMA next address 5-45 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer save 5-46 DMA status 5-23 general information 5-1 general purpose 5-19 general purpose pin control 5-63 interrupt status 5-31 memory access control 5-62 response ID one 5-70 response ID zero 5-69 scratch byte 5-51	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2 PCI configuration registers 3-11 10 3-24 base address one (memory) 3-19 base address zero (I/O) 3-19 cache line size 3-18 class code 3-17 command 3-13 data 3-28 device ID 3-13 expansion ROM base address 3-21 header type 3-19 interrupt line 3-23 interrupt pin 3-23 latency timer 3-18 max_lat 3-24 min_gnt 3-24 next item pointer 3-25 power management control/status 3-26 revision ID 3-17
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test or 5-30 chip test or 5-35 chip test six 5-43 chip test two 5-35 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45 DMA control 5-51 DMA FIFO 5-39 DMA interrupt enable 5-50 DMA mode 5-47 DMA next address 5-45 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer save 5-46 DMA status 5-23 general information 5-1 general purpose 5-19 general purpose pin control 5-63 interrupt status 5-31 memory access control 5-62 response ID zero 5-69 scratch byte 5-51 scratch register A 5-47	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2 PCI configuration registers 3-11 to 3-24 base address one (memory) 3-19 base address zero (I/O) 3-19 cache line size 3-18 class code 3-17 command 3-13 data 3-28 device ID 3-13 expansion ROM base address 3-21 header type 3-19 interrupt line 3-23 interrupt pin 3-23 latency timer 3-18 max_lat 3-24 min_gnt 3-24 next item pointer 3-25 power management control/status 3-26 revision ID 3-17 status 3-15
adder sum output 5-53 chip test five 5-42 chip test four 5-40 chip test or 5-30 chip test one 5-35 chip test six 5-43 chip test two 5-35 chip test two 5-35 chip test zero 5-34 data structure address 5-31 DMA byte counter 5-44 DMA command 5-45 DMA control 5-51 DMA FIFO 5-39 DMA interrupt enable 5-50 DMA mode 5-47 DMA next address 5-45 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer 5-46 DMA SCRIPTS pointer save 5-46 DMA status 5-23 general information 5-1 general purpose 5-19 general purpose pin control 5-63 interrupt status 5-31 memory access control 5-62 response ID one 5-70 response ID zero 5-69 scratch byte 5-51	cache line size enable bit 5-51 cache line size register 3-18 enable read multiple bit 5-49 memory read line command 3-8 memory read multiple command 3-9 memory write and invalidate command 3-6 write and invalidate mode bit 3-14 write and invalidate enable bit 5-38 PCI commands 3-2 PCI configuration registers 3-11 10 3-24 base address one (memory) 3-19 base address zero (I/O) 3-19 cache line size 3-18 class code 3-17 command 3-13 data 3-28 device ID 3-13 expansion ROM base address 3-21 header type 3-19 interrupt line 3-23 interrupt pin 3-23 latency timer 3-18 max_lat 3-24 min_gnt 3-24 next item pointer 3-25 power management control/status 3-26 revision ID 3-17

Index IX-3

subsystem vendor ID (SSVID) 3-20	0x48 5-64
vendor ID 3-13	0x49 5-66
PCI configuration space 3-1	0x4A 5-69
PCI I/O space 3-2 PCI memory space 3-2	0x4B 5-70 0x4C 5-70
PCI timings 7-50	0x4C 3-70 0x4D 5-72
phase mismatch bit 5-57	0x4E 5-73
pointer SCRIPTS bit 5-62	0x4F 5-75
power management	0x50-0x51 5-77
power state D0 2-38	0x54-0x55 5-78
power state D3 2-39	0x58-0x59 5-78
prefetch enable bit 5-51	0x5C-0x5F 5-79
prefetch flush bit 5-51	0x60-0x70 5-79
_	PCI configuration registers
R	0x00 3-13
	0x02 3-13
RAM, see also SCRIPTS RAM 2-3	0x04 3-13
read/write instructions 6-21	0x06 3-15 0x08 3-17
register addresses	0x0C 3-17
operating registers 0x00 5-3	0x0D 3-18
0x00 5-3 0x01 5-6	0x0E 3-19
0x02 5-9	0x10 3-19
0x03 5-12	0x14 3-19
0x04 5-14	0x18 3-20
0x05 5-15	0x2C 3-20
0x06 5-18	0x2E 3-21
0x07 5-19	0x30 3-21
0x08 5-20	0x34 3-22
0x09 5-21	0x3C 3-23
0x0A 5-22	0x3D 3-23 0x3E 3-24
0x0B 5-22	0x3E 3-24 0x3F 3-24
0x0C 5-23	0x40 3-25
0x0D 5-26 0x0E 5-27	0x41 3-25
0x0E 5-27 0x0F 5-29	0x42 3-25
0x10-0x13 5-31	0x44 3-26
0x14 5-31	0x46 3-27
0x18 5-34	0x47 3-28
0x19 5-35	subsystem data 3-20
0x1A 5-35	register bits
0x1B 5-37	abort operation 5-31
0x1C-0x1F 5-38	aborted 5-24, 5-50
0x20 5-39	always wide SCSI 5-74 arbitration
0x21 5-40	priority encoder test 5-71
0x22 5-42 0x23 5-43	arbitration in progress 5-27
0x24-0x26 5-44	arbitration mode 5-3
0x27 5-45	assert even SCSI parity (force bad parity)) 5-7
0x28-0x2B 5-45	assert SATN/ on parity error 5-5
0x2C-0x2F 5-46	assert SCSI ACK/ signal 5-21
0x30-0x33 5-46	assert SCSI ATN/ signal 5-21
0x34-0x37 5-47	assert SCSI BSY/ signal 5-21
0x38 5-47	assert SCSI C_D/ signal 5-21
0x39 5-50	assert SCSI L O/ signal 5 24
0x3A 5-51	assert SCSI I_O/ signal 5-21 assert SCSI MSG/ signal 5-21
0x3B 5-51	assert SCSI REQ/ signal 5-21
0x3C-0x3F 5-53	assert SCSI RST/ signal 5-7
0x40 5-53 0x41 5-55	assert SCSI SEL/ signal 5-21
0x41 5-55 0x42 5-56	burst disable 5-40
0x43 5-59	burst length 5-43, 5-47
0x44 5-60	burst opcode fetch enable 5-49
0x45 5-61	bus fault 5-24, 5-50
0x46 5-62	byte empty in DMA FIFO 5-35
0x47 5-63	byte full in DMA FIFO 5-35

IX-4 Index

byte offset counter 5-39, 5-43	master parity error enable 5-41
cache line size enable 5-51	max SCSI synchronous offset 5-17
chained mode 5-9	parity error 5-58
chip revision level 5-37	phase mismatch 5-57
chip type 5-62	pointer SCRIPTS 5-62
clear DMA FIFO 5-37	prefetch enable 5-51
clear SCSI FIFO 5-76	prefetch flush 5-51
clock address incrementor 5-42	reselected 5-54, 5-57
clock byte counter 5-42	reset SCSI offset 5-73
clock conversion factor 5-13	SACK/ status 5-22
configured as I/O 5-36	SATN/ status 5-22
configured as memory 5-36	SBSY/ status 5-22
connected 5-7, 5-33	SC_D/ status 5-23
data acknowledge status 5-37	SCLK 5-72
data request status 5-37	SCLK doubler enable bit 5-72
data transfer direction 5-35	SCLK doubler select bit 5-72
dataRD 5-62	scratchA/B operation 5-36
dataWR 5-62	SCRIPTS 5-62
destination I/O memory enable 5-48	SCRIPTS interrupt instruction received 5-24, 5-50
disable halt on parity error or ATN 5-7	SCSI C_D/ signal 5-28
disable single initiator response 5-76	SCSI control enable 5-73
DMA direction 5-42 DMA FIFO 5-43	SCSI data high impedance 5-40 SCSI differential mode 5-73
	SCSI disconnect unexpected 5-9
DMA FIFO empty 5-23 DMA FIFO size 5-42	SCSI FIFO test read 5-75
DMA interrupt pending 5-34	SCSI FIFO test write 5-77
enable parity checking 5-5	SCSI gross error 5-54, 5-57
enable read line 5-49	SCSI high impedance mode 5-74
enable read miltiple 5-49	SCSI I_O/ signal 5-28
enable response to reselection 5-14	SCSI interrupt pending 5-33
enable response to selection 5-14	SCSI isolation mode 5-72
enable wide SCSI 5-12	SCSI loopback mode 5-74
encoded chip SCSI ID, bits [3:0] 5-14	SCSI low level mode 5-74
encoded destination SCSI ID 5-18, 5-22	SCSI MSG/ signal 5-28
extend SREQ/SACK filtering 5-74	SCSI parity error 5-55
extra clock cycle of data setup 5-6	SCSI phase mismatch - initiator mode 5-54
fetch enable 5-63	SCSI reset condition 5-55
fetch pin mode 5-38	SCSI RST/ received 5-58
FIFO byte control 5-41	SCSI RST/ signal 5-27
FIFO flags 5-27, 5-30	SCSI SDP0/ parity signal 5-27
flush DMA FIFO 5-37	SCSI SDP1 signal 5-30
function complete 5-54, 5-57	SCSI selected as ID 5-70
general purpose timer expired 5-56, 5-59	SCSI synchronous offset maximum 5-71
general purpose timer period 5-68	SCSI synchronous offset zero 5-71
general purpose timer scale factor 5-66	SCSI synchronous transfer period 5-15
GPIO enable 5-63	SCSI true end of process 5-36
GPIO[4:0] 5-19	SCSI valid 5-22
halt SCSI clock 5-76	select with SATN/ on a start sequence 5-4
handshake-to-handshake timer bus activity enable 5-66	selected 5-54, 5-57
handshake-to-handshake timer expired 5-56, 5-59	selection or reselection time-out 5-56, 5-59
handshake-to-handshake timer period 5-64	selection response logic test 5-71
high impedance mode 5-40	selection time-out 5-65
illegal instruction detected 5-24, 5-50	semaphore 5-32
immediate arbitration 5-8	shadow register test mode 5-40
interrupt-on-the-fly 5-33	SI_O/ status 5-23
IRQ disable 5-52	SIDL least significant byte full 5-26
IRQ mode 5-52	SIDL most significant byte full 5-29
last disconnect 5-30	signal process 5-32, 5-36
latched SCSI parity 5-28	single step interrupt 5-24, 5-50
latched SCSI parity for SD[15:8] 5-30	single step mode 5-51
lost arbitration 5-27	SLPAR high byte enable 5-10
LSI53C700 family compatibility 5-53	SLPAR mode 5-10
manual start mode 5-49	SMSG/ status 5-23 SODL least significant byte full 5-26
master control for set or reset pulses 5-42 master data parity error 5-24, 5-50	SODL least significant byte full 5-29
master enable 5-63	SODE most significant byte full 5-29 SODR least significant byte full 5-26
musici chable 3-00	ODDIT least significant byte full 3-20

Index IX-5

SODR most significant byte full 5-29	SCSI C_D/ signal bit 5-28
software reset 5-32	SCSI chip ID register 5-14
source I/O memory enable 5-48	SCSI control enable bit 5-73
SREQ/ status 5-22	SCSI control one register 5-6
SSEL/ status 5-22	SCSI control three register 5-12
start DMA operation 5-52	SCSI control two register 5-9
start SCSI transfer 5-8	SCSI control zero register 5-3
start sequence 5-4	SCSI core 2-1
synchronous clock conversion factor 5-12	SCSI data high impedance bit 5-40
target mode 5-6	SCSI destination ID register 5-18
timer test mode 5-76	SCSI differential mode bit 5-73
TolerANT enable 5-75 Ultra enable 5-12	SCSI disconnect unexpected bit 5-9 SCSI FIFO test read bit 5-75
unexpected disconnect 5-55, 5-58	SCSI FIFO test write bit 5-77
wide SCSI receive 5-11	SCSI first byte received register 5-20
wide SCSI send 5-10	SCSI gross error bit 5-54, 5-57
won arbitration 5-27	SCSI high impedance mode bit 5-74
write and invalidate enable 5-38	SCSI I_O/ signal bit 5-28
reselected bit 5-54, 5-57	SCSI input data latch register 5-77
reset SCSI offset bit 5-73	SCSI instructions
RESPID0 register 5-69	block move 6-5
RESPID1 register 5-70	I/O 6-12
response ID one register 5-70	load/store 6-37
response ID zero register 5-69	memory move 6-33
revision level bits 5-37	read/write 6-21
C	transfer control 6-26
S	SCSI interrupt enable one register 5-55
0.000	SCSI interrupt enable zero register 5-53 SCSI interrupt pending bit 5-33
SACK/ status bit 5-22	SCSI interrupt status one register 5-59
SATN/ active 5-57 SATN/ active bit 5-57	SCSI interrupt status zero register 5-56
SATN/ active bit 5-57 SATN/ status bit 5-22	SCSI isolation mode bits 5-72
SBCL register 5-22	SCSI longitudinal parity register 5-60
SBDL register 5-78	SCSI loopback mode bit 5-74
SBR register 5-51	SCSI low level mode bit 5-74
SBSY status bit 5-22	SCSI MSG/ signal bit 5-28
SC_D/ status bit 5-23	SCSI output control latch register 5-21
SCID register 5-14	SCSI output data latch register 5-78
SCLK bit 5-72	SCSI parity error bit 5-55
SCNTL0 register 5-3	SCSI phase mismatch bit 5-54
SCNTL1 register 5-6	SCSI reset condition bit 5-55
SCNTL2 register 5-9	SCSI RST/ received bit 5-58 SCSI RST/ signal bit 5-27
SCNTL3 register 5-12	SCSI SCRIPTS operation 6-1
scratch register 5-51	sample instruction 6-3
scratchA register 5-47 scratchA/B operation bit 5-36	SCSI SDP0/ parity signal bit 5-27
scratchB register 5-79	SCSI SDP1 signal bit 5-30
SCRIPTS bit 5-62	SCSI selected as ID bits 5-70
SCRIPTS interrupt instruction received bit 5-24	SCSI selector ID register 5-22
SCRIPTS processor 2-2	SCSI status one register 5-27
instruction prefetching 2-5	SCSI status two register 5-29
internal RAM for instruction storage 2-3	SCSI status zero register 5-26
performance 2-2	SCSI synchronous offset maximum 5-71
SCRIPTS RAM 2-3	SCSI synchronous offset zero bit 5-71
scratchA/B operation bit 5-36	SCSI test one register 5-72
SCSI	SCSI test three register 5-75
core 2-1	SCSI test two register 5-73 SCSI test zero register 5-70
differential mode 2-20	SCSI timer one register 5-66
termination 2-23	SCSI timer one register 5-64
timings 7-51 TolerANT technology 1-5	SCSI timing diagrams 7-51
SCSI ATN condition - target mode 5-54	SCSI transfer register 5-15
SCSI ATN condition - target mode 3-54 SCSI ATN condition bit 5-54	SCSI true end of process bit 5-36
SCSI bus control lines register 5-22	SCSI valid bit 5-22
SCSI bus data lines register 5-78	SCSI wide residue register 5-61
SCSI bus interface 2-19 to 2-25	SDID register 5-18

IX-6 Index

select with SATN/ on a start sequence bit 5-4 selected bit 5-54, 5-57 selection or reselection time-out bit 5-56, 5-59 selection response logic test bits 5-71 semaphore bit 5-32 SFBR register 5-20 shadow register test mode bit 5-40 SI_O/ status bit 5-23 SIDL least significant byte full bit 5-26 SIDL most significant byte full bit 5-29 SIDL most significant byte full bit 5-29 SIDL register 5-77	TolerANT technology 1-5 benefits 1-5 extend SREQ/SACK filtering bit 5-74 TolerANT enable bit 5-75 totem pole output 4-6 transfer control instructions 6-26 and SCRIPTS instruction prefetching 2-6 transfer rate 1-6 synchronous 2-26
SIDL register 5-77 SIEN0 register 5-53	U
SIEN1 register 5-55 SIGP bit 5-32, 5-36 single step interrupt bit 5-24, 5-50 single step mode bit 5-51 single-ended operation 2-19 SIST0 register 5-56 SIST1 register 5-59 SLPAR high byte enable 5-10 SLPAR mode bit 5-10 SLPAR mode bit 5-10 SLPAR register 5-60 SMSG/ status bit 5-23 SOCL least significant byte full bit 5-26 SOCL register 5-78 SODL most significant byte full bit 5-29 SODL register 5-78 SODR most significant byte full bit 5-29 SODR most significant byte full bit 5-29 software reset bit 5-32 source I/O memory enable bit 5-48 SREQ/ status bit 5-22 SSID register 5-22 SSTAT0 register 5-22 SSTAT1 register 5-22 SSTAT1 register 5-29 stacked interrupts 2-32 start DMA operation bit 5-52 start SCSI transfer 5-8 STEST1 register 5-70 STEST1 register 5-70 STEST1 register 5-75 STIME0 register 5-66 storage device management system (SDMS) 2-3 SWIDE register 5-66 SVAFER register 5-61 SXFER register 5-15 synchronous data transfer rates 2-26 synchronous data transfer period bits 5-15	Ultra CSI benefits 1-4 designing an Ultra SCSI system 2-4 synchronous transfer period bits 5-15 unexpected disconnect bit 5-55, 5-58 W WATN/ bit 5-4 wide SCSI always wide SCSI bit 5-74 chained block moves 2-34 chained mode bit 5-9 enable wide SCSI bit 5-12 SWIDE register 5-61 wide SCSI receive bit 5-11 wide SCSI receive bit 5-11 wide SCSI receive bit 5-11 wide SCSI send bit 5-27 write and invalidate enable bit 5-38
Т	
target mode bit 5-6 TEMP register 5-38 temporary register 5-38 termination 2-23 timer test mode bit 5-76 timings PCI 7-50 SCSI 7-51 TolerANT 7-7 TolerANT enable bit 5-75	

Index IX-7

Customer Feedback

We would appreciate your feedback on this document. Please copy the following page, add your comments, and fax it to us at the number shown.

If appropriate, please also fax copies of any marked-up pages from this document.

Important: Please include your name, phone number, fax number, and

company address so that we may contact you directly for

clarification or additional information.

Thank you for your help in improving the quality of our documents.

Reader's Comments

LSI Logic Corporation Technical Publications Fax your comments to:

M/S E-198

Fax: 408.433.4333

Please tell us how you rate this document: LSI53C875/875E PCI to Ultra SCSI I/O Processor Technical Manual. Place a check mark in the appropriate blank for each category.

	Excellent	Good	Average	Fair	Poor
Completeness of information Clarity of information Ease of finding information Technical content Usefulness of examples and illustrations Overall manual					
What could we do to improve	this docu	ment?			
If you found errors in this doo number. If appropriate, pleas	•		-		. •
Please complete the information or additional directly for clarification directly for clarification directly for clarification directly directly for clarification directly di			-	contact	you
Name			_ Date _		
Telephone		Fax			
Title					
Department			Mail Sto	ρ	
Company Name					
Street					
City, State, Zip					

U.S. Distributors by State

A. E. Avnet Electronics	Colorado	Indiana	Minnesota
http://www.hh.avnet.com	Denver	Fort Wayne	Champlin
B. M. Bell Microproducts,	A. E. Tel: 303.790.1662	I. E. Tel: 219.436.4250	B. M. Tel: 800.557.2566
Inc. (for HAB's)	B. M. Tel: 303.846.3065	W. E. Tel: 888.358.9953	Eden Prairie
http://www.bellmicro.com	W. E. Tel: 800.933.9953	Indianapolis	B. M. Tel: 800.255.1469
I. E. Insight Electronics	Englewood	A. E. Tel: 317.575.3500	Minneapolis
http://www.insight-electronics.com	I. E. Tel: 303.649.1800		A. E. Tel: 612.346.3000
W. E. Wyle Electronics		lowa	W. E. Tel: 800.860.9953
http://www.wyle.com	Connecticut	W. E. Tel: 612.853.2280	St. Louis Park
	Cheshire	Cedar Rapids	I. E. Tel: 612.525.9999
Alabama	A. E. Tel: 203.271.5700	A. E. Tel: 319.393.0033	
Daphne	I. E. Tel: 203.272.5843		Mississippi
I. E. Tel: 334.626.6190	Wallingford	Kansas	A. E. Tel: 800.633.2918
Huntsville	W. E. Tel: 800.605.9953	W. E. Tel: 303.457.9953	W. E. Tel: 256.830.1119
A. E. Tel: 256.837.8700		Kansas City	
I. E. Tel: 256.830.1222	Delaware	A. E. Tel: 913.663.7900	Missouri
W. E. Tel: 800.964.9953	North/South	Lenexa	W. E. Tel: 630.620.0969
	A. E. Tel: 800.526.4812	I. E. Tel: 913.492.0408	St. Louis
Alaska	Tel: 800.638.5988		A. E. Tel: 314.291.5350
A. E. Tel: 800.332.8638	B. M. Tel: 302.328.8968	Kentucky	I. E. Tel: 314.872.2182
	W. E. Tel: 856.439.9110	W. E. Tel: 937.436.9953	
Arkansas	W. L. 161. 030.439.9110	Central/Northern/ Western	Montana
W. E. Tel: 972.235.9953	Florida	A. E. Tel: 800.984.9503	A. E. Tel: 800.526.1741
	Altamonte Springs	Tel: 800.767.0329	W. E. Tel: 801.974.9953
Arizona	B. M. Tel: 407.682.1199	Tel: 800.829.0146	
Phoenix	I. E. Tel: 407.834.6310	101. 000.023.0140	Nebraska
A. E. Tel: 480.736.7000	Boca Raton	Louisiana	A. E. Tel: 800.332.4375
B. M. Tel: 602.267.9551		W. E. Tel: 713.854.9953	W. E. Tel: 303.457.9953
W. E. Tel: 800.528.4040		North/South	
Tempe	Clearwater	A. E. Tel: 800.231.0253	Nevada
I. E. Tel: 480.829.1800	I. E. Tel: 727.524.8850	Tel: 800.231.5575	Las Vegas
Tucson	Fort Lauderdale	Tel. 000.231.3373	A. E. Tel: 800.528.8471
A. E. Tel: 520.742.0515	A. E. Tel: 954.484.5482	Maine	W. E. Tel: 702.765.7117
7.1. 2. 10.1. 02011 12.0010	W. E. Tel: 800.568.9953	A. E. Tel: 800.272.9255	VV. E. 101. 702.700.7117
California	Miami	W. E. Tel: 781.271.9953	New Hampshire
Agoura Hills	B. M. Tel: 305.477.6406	W. L. 161. 701.271.9955	A. E. Tel: 800.272.9255
B. M. Tel: 818.865.0266	Orlando	Maryland	W. E. Tel: 781.271.9953
Irvine	A. E. Tel: 407.657.3300	Baltimore	
A. E. Tel: 949.789.4100	W. E. Tel: 407.740.7450	A. E. Tel: 410.720.3400	New Jersey
B. M. Tel: 949.470.2900	Tampa	W. E. Tel: 800.863.9953	North/South
I. E. Tel: 949.727.3291	W. E. Tel: 800.395.9953	Columbia	A. E. Tel: 201.515.1641
W. E. Tel: 800.626.9953	St. Petersburg	B. M. Tel: 800.673.7461	Tel: 609.222.6400
	A. E. Tel: 727.507.5000		Mt. Laurel
Los Angeles	71. 2. 101. 727.007.0000	I. E. Tel: 410.381.3131	I. E. Tel: 609.222.9566
A. E. Tel: 818.594.0404	Georgia	Massachusetts	Pine Brook
W. E. Tel: 800.288.9953	Atlanta	Boston	
Sacramento	A. E. Tel: 770.623.4400		
A. E. Tel: 916.632.4500	B. M. Tel: 770.980.4922	A. E. Tel: 978.532.9808	Parsippany
W. E. Tel: 800.627.9953	W. E. Tel: 800.876.9953	W. E. Tel: 800.444.9953	I. E. Tel: 973.299.4425
San Diego	Duluth	Burlingtonr	Wayne
A. E. Tel: 858.385.7500	I. E. Tel: 678.584.0812	I. E. Tel: 781.270.9400	W. E. Tel: 973.237.9010
B. M. Tel: 858.597.3010	i. L. 16i. 0/0.304.0012	Marlborough	Nam Maria
I. E. Tel: 800.677.6011	Hawaii	B. M. Tel: 508.480.9099	New Mexico
W. E. Tel: 800.829.9953	A. E. Tel: 800.851.2282	Woburn	W. E. Tel: 480.804.7000
San Jose	71. L. 161. 000.001.2202	B. M. Tel: 781.933.9010	Albuquerque
A. E. Tel: 408.435.3500	Idaho		A. E. Tel: 505.293.5119
B. M. Tel: 408.436.0881	A. E. Tel: 801.365.3800	Michigan	
	W. E. Tel: 801.974.9953	Brighton	
	vv. L. 161. 001.314.3303	I. E. Tel: 810.229.7710	
Santa Clara	Illinois	Detroit	
W. E. Tel: 800.866.9953	North/South	A. E. Tel: 734.416.5800	
Woodland Hills	A E Tal: 947 707 7200	W F Tel: 888 318 9953	

W. E. Tel: 888.318.9953

Schaumburg I.E.

Tel: 847.797.7300

Tel: 314.291.5350

Tel: 847.413.8530

Tel: 800.853.9953

Tel: 847.885.9700

A. E.

Chicago

B. M.

W. E.

Westlake Village

I.E.

Tel: 818.594.0404

Tel: 818.707.2101

U.S. Distributors by State (Continued)

New York

Hauppauge

Tel: 516.761.0960 I.E. Long Island

A. E. Tel: 516.434.7400 W. E. Tel: 800.861.9953 Rochester

A. E. Tel: 716.475.9130 I.E. Tel: 716.242.7790

W. E. Tel: 800.319.9953 Smithtown

Tel: 800.543.2008 B. M. Syracuse

Tel: 315.449.4927 A. E.

North Carolina

Raleigh

A. E. Tel: 919.859.9159 I.E. Tel: 919.873.9922 W. E. Tel: 800.560.9953

North Dakota

A. E. Tel: 800.829.0116 W. E. Tel: 612.853.2280

Ohio

Cleveland

A. E. Tel: 216.498.1100 Tel: 800.763.9953 W. E.

Dayton Tel: 614.888.3313 A. E. I.E. Tel: 937.253.7501 W. E. Tel: 800.575.9953 Strongsville

B. M. Tel: 440.238.0404 Valley View

I.E. Tel: 216.520.4333

Oklahoma

W. E. Tel: 972.235.9953 Tulsa

A. E. Tel: 918.459.6000 Tel: 918.665.4664 I.E.

Oregon

Beavertonr

B. M. Tel: 503.524.0787 I.E. Tel: 503.644.3300 Portland

A. E.

Tel: 503.526.6200 W. E. Tel: 800.879.9953

Pennsylvania

Mercer

I.E. Tel: 412.662.2707 Pittsburgh

Tel: 412.281.4150 A. E. W. E. Tel: 440.248.9996 Philadelphia

A. E. Tel: 800.526.4812 B. M. Tel: 215.741.4080 W. E. Tel: 800.871.9953

Rhode Island

A. E. 800.272.9255 W. E. Tel: 781.271.9953

South Carolina

A. E. Tel: 919.872.0712 W. E. Tel: 919.469.1502

South Dakota

A. E. Tel: 800.829.0116 W. E. Tel: 612.853.2280

Tennessee

W. E. Tel: 256.830.1119

East/West

Tel: 800.241.8182 A. E. Tel: 800.633.2918

Texas

Austin A. E. Tel: 512.219.3700 B. M. Tel: 512.258.0725 I.E. Tel: 512.719.3090 W.E. Tel: 800.365.9953

Dallas A. E. Tel: 214.553.4300 B. M. Tel: 972.783.4191 W. E. Tel: 800.955.9953

El Paso A. E. Tel: 800.526.9238 Houston

A. E. Tel: 713.781.6100 B. M. Tel: 713.917.0663 Tel: 800.888.9953 W. E. Richardson

Tel: 972.783.0800 I.E. Rio Grande Valley A. E. Tel: 210.412.2047

Stafford I.E. Tel: 281.277.8200

Utah

Centerville

B. M. Tel: 801.295.3900 Murray Tel: 801.288.9001 I F

Salt Lake City A. E. Tel: 801.365.3800

W. E. Tel: 800.477.9953

Vermont

A. E. Tel: 800.272.9255 W. E. Tel: 716.334.5970

Virginia

Tel: 800.638.5988 A. E. W. E. Tel: 301.604.8488

Washington

Kirkland

I.E. Tel: 425.820.8100 Seattle

A. E. Tel: 425.882.7000 W. E. Tel: 800.248.9953

West Virginia

A. E. Tel: 800.638.5988

Wisconsin

Milwaukee

A. E. Tel: 414.513.1500 W. E. Tel: 800.867.9953

Wauwatosa

I.E. Tel: 414.258.5338

Wyoming

A. E. Tel: 800.332.9326 W. E. Tel: 801.974.9953

Direct Sales Representatives by State (Component and Boards)

E. A. Earle Associates E. L. Electrodyne - UT GRP Group 2000 Infinity Sales, Inc. I. S. ION ION Associates, Inc. Rathsburg Associ-R. A. ates, Inc. SGY Synergy Associates,

Arizona

Tempe

Tel: 480.921.3305 E. A.

California

Calabasas

I. S. Tel: 818.880.6480 Irvine I. S. Tel: 714.833.0300 San Diego

Tel: 619.278.5441 E. A.

Illinois

Elmhurst

Tel: 630.516.8400 R. A.

Indiana Cicero

Tel: 317.984.8608 R. A.

Ligonier

R. A. Tel: 219.894.3184 Plainfield R. A. Tel: 317.838.0360

Massachusetts

Burlington SGY Tel: 781.238.0870

Michigan

Byron Center

R. A. Tel: 616.554.1460

Good Rich

Tel: 810.636.6060 R. A. Novi

Tel: 810.615.4000 R. A.

North Carolina

Cary

GRP Tel: 919.481.1530

Ohio

Columbus

R. A. Tel: 614.457.2242 Dayton

R. A. Tel: 513.291.4001

Independence

Tel: 216.447.8825 R. A.

Pennsylvania

Somerset

R. A. Tel: 814.445.6976

Texas Austin

ION Tel: 512.794.9006

Arlington

ION Tel: 817.695.8000 Houston

ION Tel: 281.376.2000

Utah

Salt Lake City

Tel: 801.264.8050 E. L.

Wisconsin

Muskego

Tel: 414.679.8250

R. A. Saukville

R. A. Tel: 414.268.1152

Sales Offices and Design Resource Centers

LSI Logic Corporation Corporate Headquarters Tel: 408.433.8000 Fax: 408.433.8989

NORTH AMERICA

California

Costa Mesa - Mint Technology Tel: 949.752.6468 Fax: 949.752.6868

Irvine

◆ Tel: 949.809.4600 Fax: 949.809.4444

Pleasanton Design Center Tel: 925.730.8800 Fax: 925.730.8700

San Diego Tel: 858.467.6981 Fax: 858.496.0548

Silicon Valley Tel: 408.433.8000 Fax: 408.954.3353

Wireless Design Center Tel: 858.350.5560 Fax: 858.350.0171

Colorado

Boulder

♦ Tel: 303.447.3800 Fax: 303.541.0641

> Colorado Springs Tel: 719.533.7000 Fax: 719.533.7020

Fort Collins Tel: 970.223.5100 Fax: 970.206.5549

Florida

Boca Raton Tel: 561.989.3236 Fax: 561.989.3237

Georgia

Alpharetta Tel: 770.753.6146 Fax: 770.753.6147

Illinois

Oakbrook Terrace Tel: 630.954.2234 Fax: 630.954.2235

Kentucky

Bowling Green Tel: 270.793.0010 Fax: 270.793.0040

Maryland

Bethesda

Tel: 301.897.5800 Fax: 301.897.8389

Massachusetts

Waltham

◆ Tel: 781.890.0180 Fax: 781.890.6158

> Burlington - Mint Technology Tel: 781.685.3800 Fax: 781.685.3801

Minnesota

Minneapolis

♦ Tel: 612.921.8300 Fax: 612.921.8399

New Jersey

Red Bank Tel: 732.933.2656 Fax: 732.933.2643

Cherry Hill - Mint Technology

Tel: 609.489.5530 Fax: 609.489.5531

New York

Fairport Tel: 716.218.0020 Fax: 716.218.9010

North Carolina

Raleigh Tel: 919.785.4520

Fax: 919.785.4520

Oregon

Beaverton Tel: 503.645.0589 Fax: 503.645.6612

Texas

Austin

Tel: 512.388.7294 Fax: 512.388.4171

Plano

♦ Tel: 972.244.5000 Fax: 972.244.5001

Houston

Tel: 281.379.7800 Fax: 281.379.7818

Canada Ontario

Ontario Ottawa

◆ Tel: 613.592.1263 Fax: 613.592.3253

INTERNATIONAL

France Paris

LSI Logic S.A. Immeuble Europa

Tel: 33.1.34.63.13.13 Fax: 33.1.34.63.13.19

Germany Munich

LSI Logic GmbH

◆ Tel: 49.89.4.58.33.0 Fax: 49.89.4.58.33.108

Stuttgart

Tel: 49.711.13.96.90 Fax: 49.711.86.61.428

Italy Milano

LSI Logic S.P.A.

◆ Tel: 39.039.687371 Fax: 39.039.6057867

Japan Tokyo

LSI Logic K.K.

♦ Tel: 81.3.5463.7821 Fax: 81.3.5463.7820

Osaka

Tel: 81.6.947.5281 Fax: 81.6.947.5287

Korea

Seoul

LSI Logic Corporation of Korea Ltd

Tel: 82.2.528.3400 Fax: 82.2.528.2250

Fax: 62.2.526.225

The Netherlands Findhoven

LSI Logic Europe Ltd

Tel: 31.40.265.3580 Fax: 31.40.296.2109

Singapore

Singapore **LSI Logic Pte Ltd** Tel: 65.334.9061

Fax: 65.334.4749

Tel: 65.835.5040 Fax: 65.732.5047

Sweden

Stockholm LSI Logic AB

♦ Tel: 46.8.444.15.00 Fax: 46.8.750.66.47

Taiwan Taipei

LSI Logic Asia, Inc. Taiwan Branch

Tel: 886.2.2718.7828 Fax: 886.2.2718.8869

United Kingdom Bracknell

LSI Logic Europe Ltd

◆ Tel: 44.1344.426544
Fax: 44.1344.481039

 Sales Offices with Design Resource Centers

International Distributors

Australia

New South Wales Reptechnic Pty Ltd

◆ Tel: 612.9953.9844 Fax: 612.9953.9683

Belgium Acal nv/sa

Tel: 32.2.7205983 Fax: 32.2.7251014

China Beijing

LSI Logic International

Services Inc. Tel: 86.10.6804.2534

Fax: 86.10.6804.2521

France Rungis Cedex

Azzurri Technology France

Tel: 33.1.41806310 Fax: 33.1.41730340

Germany Haar

EBV Elektronik

Tel: 49.89.4600980 Fax: 49.89.46009840

Munich

Avnet Emg GmbH Tel: 49.89.45110102 Fax: 49.89.42.27.75

Wuennenberg-Haaren

Peacock AG
Tel: 49.2957.79.1692
Fax: 49.2957.79.9341

Hong Kong Hong Kong AVT Industrial Ltd

Tel: 852.2428.0008 Fax: 852.2401.2105

EastEle

Tel: 852.2798.8860 Fax: 852.2305.0640

India Bangalore Spike Technologies India Private Ltd

◆ Tel: 91.80.664.5530 Fax: 91.80.664.9748

Israel Tel Aviv

Tel Aviv **Eastronics Ltd** Tel: 972.3.6458777 Fax: 972.3.6458666 Japan Tokvo

Global Electronics Corporation

Tel: 81.3.3260.1411 Fax: 81.3.3260.7100 Technical Center Tel: 81.471.43.8200

Yokohama-City

Macnica Corporation Tel: 81.45.939.6140 Fax: 81.45.939.6141

The Netherlands

Eindhoven

Acal Nederland b.v. Tel: 31.40.2.502602 Fax: 31.40.2.510255

Switzerland Brugg

LSI Logic Sulzer AG Tel: 41.32.3743232 Fax: 41.32.3743233

Taiwan Taipei

Avnet-Mercuries Corporation, Ltd Tel: 886.2.2516.7303 Fax: 886.2.2505.7391

Lumax International Corporation, Ltd

Tel: 886.2.2788.3656 Fax: 886.2.2788.3568

Prospect Technology Corporation, Ltd Tel: 886.2.2721.9533

Fax: 886.2.2773.3756

Serial Semiconductor Corporation, Ltd Tel: 886.2.2579.5858

Fax: 886.2.2570.3123

United Kingdom Maidenhead

Azzurri Technology Ltd Tel: 44.1628.826826 Fax: 44.1628.829730

Swindon **EBV Elektronik** Tel: 44.1793.849933 Fax: 44.1793.859555

♦ Sales Offices with Design Resource Centers

Chap	ter 1			
Gene	ral Descr	ription		
1.1	Package	and Feature Options	1-4	
1.2	Benefits	of Ultra SCSI	1-4	
1.3	TolerAN	T [®] Technology	1-5	
1.4	LSI53C8	375 Benefits Summary	1-6	
	1.4.1	SCSI Performance	1-6	
	1.4.2	PCI Performance	1-7	
	1.4.3	Integration	1-7	
	1.4.4	Ease of Use	1-7	
	1.4.5	Flexibility	1-8	
	1.4.6	Reliability	1-9	
	1.4.7	Testability	1-9	
Chap	ter 2			
Funct		scription		
2.1	SCSI Fu	inctional Description	2-1	
	2.1.1	SCSI Core	2-1	
	2.1.2	DMA Core	2-2	
	2.1.3	SCRIPTS Processor	2-2	
	2.1.4	Internal SCRIPTS RAM	2-3	
	2.1.5	SDMS Software: The Total SCSI Solution	2-3	
2.2	2 Designing an Ultra SCSI System		2-4	
	2.2.1 Using the SCSI Clock Doubler		2-4	
2.3	Prefetch	ing SCRIPTS Instructions	2-5	
	2.3.1	Opcode Fetch Burst Capability	2-6	
2.4	External	Memory Interface	2-6	
2.5 PCI Cache Mode		the Mode	2-8	
	2.5.1	Load/Store Instructions	2-8	
	2.5.2	3.3 V/5 V PCI Interface	2-9	
	2.5.3	Additional Access to General Purpose Pins	2-9	
	2.5.4	JTAG Boundary Scan Testing	2-10	
	2.5.5	Big and Little Endian Support	2-10	
	2.5.6	Loopback Mode	2-12	
	2.5.7	Parity Options	2-12	
	2.5.8	DMA FIFO	2-15	
	2.5.9	SCSI Bus Interface	2-19	

	2.5.10	Select/Reselect During Selection/Reselection	2-25	
	2.5.11	Synchronous Operation	2-25	
	2.5.12	Ultra SCSI Synchronous Data Transfers	2-27	
	2.5.13	Interrupt Handling	2-28	
	2.5.14	Chained Block Moves	2-34	
2.6	Power I	Management	2-38	
	2.6.1	Power State D0	2-38	
	2.6.2	Power State D3	2-39	
	oter 3			
		al Description		
3.1		dressing	3-1	
	3.1.1	PCI Bus Commands and Functions Supported	3-2	
3.2		che Mode	3-4	
	3.2.1	Support for PCI Cache Line Size Register	3-4	
	3.2.2	Selection of Cache Line Size	3-5	
	3.2.3	Alignment	3-5	
	3.2.4	Memory Move Misalignment	3-6	
	3.2.5	Memory Write and Invalidate Command	3-6	
	3.2.6	Memory Read Line Command	3-8	
	3.2.7	Memory Read Multiple Command	3-9	
3.3	Configuration Registers		3-11	
	oter 4	india		
Sign 4.1	al Descri		4.00	
4.1	IVIAD B	us Programming	4-22	
	oter 5 I Operatio	ng Registers		
	oter 6			
		et of the I/O Processor	0.4	
6.1		CRIPTS	6-1	
	6.1.1	Sample Operation	6-3	
6.2		Move Instructions	6-5	
	6.2.1	First Dword	6-5	

	6.2.2	Second Dword	6-12	
6.3	I/O Instruction		6-12	
	6.3.1	First Dword	6-12	
	6.3.2	Second Dword	6-21	
6.4	Read/Write Instructions		6-21	
	6.4.1	First Dword	6-21	
	6.4.2	Second Dword	6-22	
	6.4.3	Read-Modify-Write Cycles	6-22	
	6.4.4	Move To/From SFBR Cycles	6-24	
6.5	Transfer Control Instructions		6-26	
	6.5.1	First Dword	6-26	
	6.5.2	Second Dword	6-33	
6.6	Memor	y Move Instructions	6-33	
	6.6.1	Read/Write System Memory from SCRIPTS	6-34	
	6.6.2	Second Dword	6-35	
	6.6.3	Third Dword	6-35	
6.7	Load a	nd Store Instructions	6-37	
	6.7.1	First Dword	6-38	
	6.7.2	Second Dword	6-39	
Cha	oter 7			
Instr	uction S	et of the I/O Processor		
7.1	DC Ch	aracteristics	7-1	
7.2	TolerAl	NT Technology Electrical Characteristics	7-7	
7.3	AC Ch	aracteristics	7-10	
7.4	PCI an	d External Memory Interface Timing Diagrams	7-13	
	7.4.1	Target Timing	7-15	
	7.4.2	Initiator Timing	7-24	
	7.4.3	External Memory Timing	7-32	
7.5	PCI an	d External Memory Interface Timing	7-50	
7.6	SCSI 1	Timing Diagrams	7-51	
7.7	Packag	ge Drawings	7-58	

Appendix A Register Summary

Appendix B

External Memory Interface Diagram Examples

Index

Customer Feedback

1.1	LSI53C875 External Memory Interface	1-2
1.2	LSI53C875 Chip Block Diagram	1-3
2.1	DMA FIFO Sections	2-15
2.2	LSI53C875 Host Interface Data Paths	2-16
2.3	Differential Wiring Diagram	2-22
2.4	Regulated Termination	2-24
2.5	Determining the Synchronous Transfer Rate	2-26
2.6	Block Move and Chained Block Move Instructions	2-35
4.1	LSI53C875 Pin Diagram	4-2
4.2	LSI53C875J Pin Diagram	4-3
4.3	LSI53C875N Pin Diagram	4-4
4.4	LSI53C875JB Pin Diagram (Top View)	4-5
4.5	LSI53C875 Functional Signal Grouping	4-9
6.1	SCRIPTS Overview	6-4
6.2	Block Move Instruction Register	6-7
6.3	I/O Instruction Register	6-15
6.4	Read/Write Instruction Register	6-23
6.5	Transfer Control Instructions	6-28
6.6	Memory Move Instruction	6-36
6.7	Load and Store Instruction Format	6-40
7.1	Rise and Fall Time Test Conditions	7-8
7.2	SCSI Input Filtering	7-8
7.3	Hysteresis of SCSI Receiver	7-9
7.4	Input Current as a Function of Input Voltage	7-9
7.5	Output Current as Function of Output Voltage	7-10
7.6	Clock Waveforms	7-11
7.7	Reset Input	7-12
7.8	Interrupt Output	7-13
7.9	PCI Configuration Register Read	7-15
7.10	PCI Configuration Register Write	7-16
7.11	Operating Register/SCRIPTS RAM Read	7-17
7.12	Operating Register/SCRIPTS RAM Write	7-18
7.13	External Memory Read	7-20
7.14	External Memory Write	7-22
7.15	Opcode Fetch, Nonburst	7-24
7.16	Burst Opcode Fetch	7-25
7.17	Back-to-Back Read	7-26
7.18	Back-to-Back Write	7-27

7.19	Burst Read	7-28
7.20	Burst Write	7-30
7.21	Read Cycle, Normal/Fast Memory (64 Kbytes), Single By	te Access7-32
7.22	Write Cycle, Normal/Fast Memory (64 Kbytes), Single By	te Access7-34
7.23	Read Cycle, Normal/Fast Memory (64 Kbyte), Multiple By	yte Access7-36
7.24	Write Cycle, Normal/Fast Memory (64 Kbyte), Multiple By	yte Access7-38
7.25	Read Cycle, Slow Memory (64 Kbyte)	7-40
7.26	Write Cycle, Slow Memory (64 Kbyte)	7-42
7.27	Read Cycle, Normal/Fast Memory (64 Kbyte)	7-44
7.28	Write Cycle, Normal/Fast Memory (64 Kbyte)	7-45
7.29	Read Cycle, Slow Memory (£ 64 Kbyte)	7-46
7.30	Write Cycle, Slow Memory (£ 64 Kbyte)	7-48
7.31	Initiator Asynchronous Send	7-51
7.32	Initiator Asynchronous Receive	7-52
7.33	Target Asynchronous Send	7-52
7.34	Target Asynchronous Receive	7-53
7.35	Initiator and Target Synchronous Transfer	7-53
7.36	169-Pin PBGA (GV) Mechanical Drawing	7-58
7.37	160-pin PQFP (P3) Mechanical Drawing (Sheet 1 of 2)	7-59
B.1	64 Kbyte Interface with 200 ns Memory	B-1
B.2	64 Kbyte Interface with 150 ns Memory	B-2
B.3	256 Kbyte Interface with 150 ns Memory	B-3
B.4	512 Kbyte Interface with 150 ns Memory	B-4

2.1	External Memory Support	2-7		
2.2	Bits Used for Parity Control and Generation	2-13		
2.3	SCSI Parity Control	2-14		
2.4	SCSI Parity Errors and Interrupts	2-15		
2.5	Differential Mode	2-20		
3.1	PCI Bus Commands and Encoding Types	3-3		
3.2	PCI Configuration Register Map	3-12		
4.1	LSI53C875, LSI53C875J, LSI53C875E, and LSI54-7	3C875JE Power and Ground Signals		
4.2	LSI53C875N Power and Ground Signals	4-7		
4.3	LSI53C875JB and LSI53C875JBE Power and Ground Signals4-8			
4.4	System Signals	4-10		
4.5	Address and Data Signals	4-11		
4.6	Interface Control Signals	4-12		
4.7	Arbitration Signals	4-13		
4.8	Error Reporting Signals	4-14		
4.9	SCSI Signals	4-15		
4.10	Additional Interface Signals	4-18		
4.11	External Memory Interface Signals	4-21		
4.12	JTAG Signals (LSI53C875J/LSI53C875N/LSI53C	875JB Only)4-22		
4.13	Subsystem Data Configuration Table for the LSI	53C875E (PCI Rev ID 0x26)4-23		
4.14	Subsystem Data Configuration Table for the LSI5	Subsystem Data Configuration Table for the LSI53C875 (PCI Rev ID 0x04), Revision		
	G Only	4-23		
4.15	External Memory Support	4-24		
5.1	LSI53C875 Register Map	5-2		
5.2	Examples of Synchronous Transfer Periods for S	SCSI-1 Transfer Rates5-16		
5.3	Example Transfer Periods for Fast SCSI-2 and U	Iltra SCSI Transfer Rates5-17		
5.4	Maximum Synchronous Offset	5-18		
5.5	SCSI Synchronous Data FIFO Word Count	5-28		
6.1	SCRIPTS Instructions	6-2		
6.2	Read/Write Instructions	6-24		
7.1	Absolute Maximum Stress Ratings	7-2		
7.2	Operating Conditions	7-2		
7.3	SCSI Signals—SD[15:0]/, SDP[1:0]/, SREQ/, SA	CK/ 7-3		
7.4	SCSI Signals—SMSG, SI_O/, SC_D/, SATN/, SBSY/, SSEL/, SRST/7-3			
7.5	Input Signals—CLK, SCLK, GNT/, IDSEL, RST/, TESTIN, DIFFSENS, BIG_LIT/7-3			
7.6	Capacitance	7-4		
7.7	Output Signals—MAC/_TESTOUT, REQ/	7-4		

7.8	Output Signals—IRQ/, SDIR[15:0], SDIRP0, SDIRP1, BSYDIR, SELDIR, RSTDIR,		
	TGS, IGS, MAS/[1:0], MCE/, MOE/, MWE/	7-4	
7.9	Output Signal—SERR/	7-4	
7.10	Bidirectional Signals—AD[31:0], C_BE[3:0], FRAME/, IRI STOP/, PERR/, PAR	DY/, TRDY/, DEVSEL/, 7-5	
7.11	Bidirectional Signals—GPIO0_FETCH/, GPIO1_MASTER GPIO4	/, GPIO2_MAS2/, GPIO3, 7-5	
7.12	Bidirectional Signals—MAD[7:0]	7-6	
7.13	Input Signals—TDI, TMS, TCK (LSI53C875J, LSI53C875JB, LSI53C875N Only)7-6		
7.14	Output Signal—TDO (LSI53C875, LSI53C875JB, LSI53C875N Only)7-6		
7.15	TolerANT Technology Electrical Characteristics	7-7	
7.16	Clock Timing	7-11	
7.17	Reset Input	7-12	
7.18	Interrupt Output	7-13	
7.19	LSI53C875 PCI and External Memory Interface Timing	7-50	
7.20	Initiator Asynchronous Send	7-51	
7.21	Initiator Asynchronous Receive	7-52	
7.22	Target Asynchronous Send	7-52	
7.23	Target Asynchronous Receive	7-53	
7.24	SCSI-1 Transfers (SE, 5.0 Mbytes/s)	7-54	
7.25	SCSI-1 Transfers (Differential, 4.17 Mbytes/s)	7-54	
7.26	SCSI-2 Fast Transfers 10.0 Mbytes/s (8-Bit Transfers) or 20.0 Mbytes/s		
	(16-Bit Transfers), 40 MHz Clock	7-55	
7.27	SCSI-2 Fast Transfers 10.0 Mbytes/s (8-Bit Transfers) or	20.0 Mbytes/s	
	(16-Bit Transfers), 50 MHz Clock	7-55	
7.28	Ultra SCSI SE Transfers 20.0 Mbytes/s (8-Bit Transfers) or 40.0 Mbytes/s (16-Bit		
	Transfers), 80 MHz Clock	7-56	
7.29	Ultra SCSI Differential Transfers 20.0 Mbytes/s (8-Bit Transfers) or 40.0 Mbytes/s (16		
	Bit Transfers), 80 MHz Clock	7-57	
A.1	Configuration Registers	A-1	
A.2	LSI53C875 Register Map	A-2	