

Marconi
Electronic Devices

3 μ m CELLMOS DESIGN SYSTEM

FEATURES

- * Oxide isolated CMOS technology
- * 3 micron design rules
- * Typical gate delays 3nS — system speeds of 40 MHz and greater achieved
- * 3 - 10V operating voltage range
- * 3 μ W/MHz power dissipation per active gate
- * Input/output latch-up immunity 300mA
- * Comprehensive CAD design system
- * ROM, RAM and Analog functions available

SYSTEM DESCRIPTION

An integrated circuit built using the Marconi's 'CELLMOS' system comprises a 'core' area containing the cells implementing the required logical function, surrounded by a peripheral area containing input and output buffers.

The cells in the core area are designed to have a common cell height, the cell width varying depending on the complexity of the cell. The cell width is usually the minimum possible, though this is, in some cases, increased to achieve adequate drive capability. The cells and the interconnect between cells are placed on a regular grid in such a way that design rule infringement is impossible.

The cell layout method eliminates design faults, giving a much better chance of first time success than with other design methodologies which involve significant human judgement. However, the normal constraints of logic design apply. Circuits must be designed with due attention to race hazards, timing considerations, and testability. Good digital design technique combined with the use of our simulation software and cell libraries gives the highest probability of first time design success.

A major feature of Marconi's CELLMOS system is its facility to implement analog functions and digital functions on the same chip. Analog switches, analog comparator, voltage reference and operational amplifier are all now available as standard cells and complemented with a range of capacitors and resistors.

Special cells may be configured by Marconi for non-standard functions. For example, special input/output cells could be designed on request. These are not part of the current characterized cell library and naturally would require both additional funding and longer prototype and preproduction scheduling.

Marconi's 'CELLMOS' system runs on Silvar Lisco's CAL-MP layout software with CASS or Mentor Graphic's IDEA series for schematic capture. Simulation is performed using GenRad's HILO-2. This powerful software suite together with Marconi cell libraries can be supplied through Marconi for customers who wish to design their own circuits.

CAL-MP and CASS are trademarks of Silvar Lisco Inc.
IDEA series is a trademark of Mentor Graphics Corporation.
HILO is a trademark of GenRad Ltd.

Marconi Electronic Devices, Inc
45 Davids Dr.
Hauppauge, N.Y. 11788
(516) 231-7710

Issue A-2
OCT 86
C94

Integrated
Circuits



3 μ m CELLMOS DESIGN SYSTEM



ABSOLUTE MAXIMUM RATINGS

Supply voltage	Vdd	12	volts
Positive voltage on any pin	Vdd + 0.3		volts
Negative voltage on any pin	Vss - 0.3		volts
Current through any I/O pin	± 10		mA
Power dissipation	Package dependent		

Note: Exceeding the 'Absolute Maximum Ratings' may cause permanent damage to the device. These are stress ratings only and functional performance under these conditions for extended periods may adversely affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Operating supply voltage	3V - 10V	
Storage temperature*	-65°C to +150°C	
Operating ambient temperature*		
Military	-55°C to +125°C	*Package dependent
Industrial	-40°C to +85°C	
Commercial	0°C to +70°C	

D.C. ELECTRICAL CHARACTERISTICS at 5V and 25°C

Symbol	Parameter	Limit	
I _{in}	Input leakage	1.0 μ A/gate	Typically <<100nA
I _{dd}	Static supply current	100 μ A	Typically <200nA/1000gates

STANDARD CMOS INPUTS: BUFFERED

V _{ih}	Input high volts	3.5V min
V _{il}	Input low volts	1.5V max

STANDARD TTL INPUTS

V _{ih}	Input high volts	2.0V min
V _{il}	Input low volts	0.8V max

STANDARD CMOS OUTPUTS

V _{oh}	Output high volts	4.5V min	R _L = 50 Kohms, C _L = 50pF
V _{ol}	Output low volts	0.5V max	R _L = 50 Kohms, C _L = 50pF

STANDARD TTL OUTPUTS

V _{oh}	Output high volts	2.4V min	at I _{oh} = -1mA
V _{ol}	Output low volts	0.4V max	at I _{ol} = 2mA

Note: The above data is for Marconi standard input and output cells. For data on 'special cells' please refer to our CELLMOS design manual.

A.C. ELECTRICAL CHARACTERISTICS at 5V and 25°C


Cell name	Function	O/P edge	Inherent delay	Per 1pF load
CIO1	CMOS input/output	rising	2.4nS	0.7nS
		falling	2.7nS	0.8nS
NOR2	2 input NOR	rising	2.8nS	7.7nS
		falling	2.8nS	6.4nS
RDT	Reset D type	CK - QB rising	17.0nS	9.9nS
		falling	12.2nS	7.8nS
	Data set up time	7.4nS		
	Data hold time	10.0nS		

2



3μm CELLMOS DESIGN SYSTEM

DEVELOPMENT INTERFACES



For further more detailed information on Marconi design interfaces and CAD software please refer to our semi-custom CAD data sheet.

PACKAGE OPTIONS AVAILABLE AS STANDARD

CERAMIC DIL	14	16	18	20	24	28	40	48
CERDIP	14	16	18	20	24	28	40	48
PLASTIC DIL	14	16	18	20	24	28	40	
PLASTIC SO	16L							
PIN GRID ARRAY	68	84	120	144				
CERAMIC LCC	20	28	[40]	44	[48]	68	84	[] have 0.040" centers, others have 0.050"
PLASTIC LCC	28	44	68	84				
EPIC (PCB) LCC	40							
CERQUAD	44	68	84					

Marconi has a wide range of packages offered as standard as shown above. If, however, you have a packaging requirement not on this table a Marconi applications engineer will be happy to discuss your needs.

3 μ m CELLMOS DESIGN SYSTEM

Marconi

Electronic Devices

CELL LIBRARY QUICK GUIDE

Name	Description	Cell width
COMBINATIONAL GATES		
INVB	Fast inverter	4
INV	Inverter	3
BUFF	Non-inverting buffer	4
NAND2	2 input NAND	4
NAND3	3 input NAND	5
NAND4	4 input NAND	6
AND2	2 input AND	5
AND3	3 input AND	6
AND4	4 input AND	7
NOR2	2 input NOR	4
NOR3	3 input NOR	5
NOR4	4 input NOR	6
OR2	2 input OR	5
OR3	3 input OR	6
OR4	4 input OR	7
ANDNOR	2+2 input AND/NOR	6
ANDOR	2+2 input AND/OR	8
ORNAND	2+2 input OR/NAND	6
ORAND	2+2 input OR/AND	8
O2NA1	OR2/AND1 invert gate	6
O2A1	OR2/AND1 gate	7
O2NA2	OR2/AND2 invert gate	6
O2A2	OR2/AND2 gate	8
O3NA1	OR3/AND1 invert gate	7
O3A1	OR3/AND1 gate	8
A2NO1	AND2/OR1 invert gate	6
A2O1	AND2/OR1 gate	8
A2NO2	AND2/OR2 invert gate	6
A2O2	AND2/OR2 gate	8
A3NO1	AND3/OR1 invert gate	7
A3O1	AND3/OR1 gate	8
EXNOR	Exclusive NOR	8
EXOR	Exclusive OR	7
SEL2	Select 1 of 2	8
SEL2INV	Select 1 of 2 (Inv)	7
ARITHMETIC		
FAD	Full adder	17
SIMPLE LATCHES		
NASR	NAND set-reset latch	6
NOSR	NOR set-reset latch	6
NO2SR	NOR set-reset latch (2 INPUT)	7
NA2SR	NAND set-reset latch (2 INPUT)	7
CLOCKED LATCHES		
DL	D-latch	12
DLH	Transparent high level latch	12

CELL LIBRARY QUICK GUIDE

Name	Description	Cell width
EDGE TRIGGERED LATCHES		
RETS	Edge triggered latch with reset	19
SRETS	Edge triggered latch with set and reset	21
MASTER-SLAVE FLIP-FLOPS		
DT	D-Type	18
D2T	Dual input D-type	27
SDT	Set D-type	21
RDT	Reset D-type	19
SRDT	Set/reset D-type	21
TOGGLE FLIP-FLOPS		
RTT	Reset T-type	19
SRTT	Set/reset T-type	21
RTTTOG	Reset T-type with low level toggle enable	24
RTTTOGH	Reset T-type with high level toggle enable	24
INVERTING TRI-STATE BUFFERS		
TRINV	Tri-state inverting buffer	5
TRINV L	Tri-state inverter with low level enable	5
ANALOG CELLS		
Resistors (2K ohms to 350K ohms)		
Capacitors		
AVABS	Voltage reference	
AVRNP3	Bias generator	
AOP1	Operational amplifier	
ABUF1	Output buffer	
ACMP1	Analog comparator	
ANSW*	Analog switches	
ARCOSC	RC oscillator/monostable	
INPUT OUTPUT AND PERIPHERAL CELLS		
INPUT/OUTPUT		
CIO1	CMOS input/output	
TIO1	TTL input/output	
INPUTS		
TTLIN	TTL Input buffer	5
SCHMITT	SCHMITT input buffer	11
DIP	Direct input (protection circuit only)	
OUTPUTS		
TRIO P	Tri-state I/O buffer (This is a core cell used with peripheral cell ZOP)	12
POWER SUPPLY PADS		
VDD	Vdd pad	
VSS	Vss pad	

The information presented herein is to the best of our knowledge true and accurate. No warranty or guarantee express or implied is made regarding the capacity, performance or suitability of any product. You are strongly urged to ensure that the information given has not been superseded by a more up-to-date version. All our products and materials are sold subject to our Conditions of Sales available on request.