

373

T-46-07-11



DM54ALS373/DM74ALS373 Octal D-Type TRI-STATE® Transparent Latch

General Description

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the ALS373 are transparent D-type latches. While the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance


state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with LS TTL counterpart
- Improved AC performance over LS373 at approximately half the power
- TRI-STATE buffer-type outputs drive bus lines directly

Connection Diagram



Order Number DM54ALS373J, DM74ALS373WM, DM74ALS373N or DM74ALS373SJ
See NS Package Number J20A, M20B, M20D or N20A

TL/F/6220-1

T-46-07-11

373

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| | |
|--------------------------------------|-----------------|
| Supply Voltage | 7V |
| Input Voltage | 7V |
| Voltage Applied to Disabled Output | 5.5V |
| Operating Free Air Temperature Range | |
| DM54ALS | -55°C to +125°C |
| DM74ALS | 0°C to +70°C |
| Storage Temperature Range | -65°C to +150°C |
| Typical θ_{JA} | |
| N Package | 57.0°C/W |
| M Package | 76.0°C/W |

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

| Symbol | Parameter | DM54ALS373 | | | DM74ALS373 | | | Units |
|-----------------|------------------------------------|------------|-----|-----|------------|-----|------|-------|
| | | Min | Nom | Max | Min | Nom | Max | |
| V _{CC} | Supply Voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| V _{IH} | High Level Input Voltage | 2 | | | 2 | | | V |
| V _{IL} | Low Level Input Voltage | | | 0.7 | | | 0.8 | V |
| I _{OH} | High Level Output Current | | | -1 | | | -2.6 | mA |
| I _{OL} | Low Level Output Current | | | 12 | | | 24 | mA |
| t _w | Width of Enable Pulse, High or Low | 10 | | | 10 | | | ns |
| t _{SU} | Data Setup Time | 10 ↓ | | | 10 ↓ | | | ns |
| t _H | Data Hold Time | 7 ↓ | | | 7 ↓ | | | ns |
| T _A | Free Air Operating Temperature | -55 | | 125 | 0 | | 70 | °C |

The (↓) arrow indicates the negative edge of the enable is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units | |
|------------------|--|---|-------------------------------------|---------------------|------|-------|----|
| V _{IK} | Input Clamp Voltage | V _{CC} = 4.5V, I _I = -18 mA | | | -1.5 | V | |
| V _{OH} | High Level Output Voltage | V _{CC} = 4.5V | 54ALS I _{OH} = -1 mA | 2.4 | 3.2 | V | |
| | | | 74ALS I _{OH} = -2.6 mA | 2.4 | 3.3 | V | |
| | | V _{CC} = 4.5V to 5.5V I _{OH} = -400 μA | 54/74ALS | V _{CC} - 2 | | V | |
| V _{OL} | Low Level Output Voltage | V _{CC} = 4.5V | 54/74ALS I _{OL} = 12 mA | | 0.25 | 0.4 | V |
| | | | 74ALS I _{OL} = 24 mA | | 0.35 | 0.5 | V |
| I _I | Input Current at Max Input Voltage | V _{CC} = 5.5V, V _{IH} = 7V | | | 0.1 | mA | |
| I _{IH} | High Level Input Current | V _{CC} = 5.5V, V _{IH} = 2.7V | | | 20 | μA | |
| I _{IL} | Low Level Input Current | V _{CC} = 5.5V, V _{IL} = 0.4V | | | -0.1 | mA | |
| I _O | Output Drive Current | V _{CC} = 5.5V | 54/74ALS V _O = 2.25V | -30 | | -112 | mA |
| I _{OZH} | Off-State Output Current High Level Voltage Applied | V _{CC} = 5.5V V _O = 2.7V | | | 20 | μA | |
| I _{OZL} | Off-State Output Current Low Level Voltage Applied | V _{CC} = 5.5V V _O = 0.4V | | | -20 | μA | |
| I _{CC} | Supply Current | V _{CC} = 5.5V Outputs Open | Outputs High | | 9 | 16 | mA |
| | | | Outputs Low | | 16 | 25 | mA |
| | | | Outputs Disabled | | 17 | 27 | mA |



373

Switching Characteristics over recommended operating free air temperature range (Note 1)

| Symbol | Parameter | Conditions | From | To | DM54ALS373 | | DM74ALS373 | | Units |
|------------------|---|---|----------------|-------|------------|------|------------|-----|-------|
| | | | | | Min | Max | Min | Max | |
| t _{PLH} | Propagation Delay Time Low to High Level Output | V _{CC} = 4.5V to 5.5V R _L = 500Ω C _L = 50 pF | Data | Any Q | 2 | 14 | 2 | 12 | ns |
| t _{PHL} | Propagation Delay Time High to Low Level Output | | Data | Any Q | 1 | 17 | 4 | 16 | ns |
| t _{PLH} | Propagation Delay Time Low to High Level Output | | Enable | Any Q | 6 | 26 | 6 | 22 | ns |
| t _{PHL} | Propagation Delay Time High to Low Level Output | | Enable | Any Q | 1 | 23 | 7 | 23 | ns |
| t _{PZH} | Output Enable Time to High Level Output | | Output Control | Any Q | 3 | 18.5 | 6 | 18 | ns |
| t _{PZL} | Output Enable Time to Low Level Output | | Output Control | Any Q | 3 | 20.5 | 5 | 20 | ns |
| t _{PHZ} | Output Disable Time from High Level Output | | Output Control | Any Q | 2 | 13.5 | 2 | 10 | ns |
| t _{PLZ} | Output Disable Time from Low Level Output | | Output Control | Any Q | 2 | 18 | 2 | 12 | ns |

Note 1: See Section 1 for test waveforms and output load.

Function Table


| Output Control | Enable G | D | Output Q |
|----------------|----------|---|----------------|
| L | H | H | H |
| L | H | L | L |
| L | L | X | Q ₀ |
| H | X | X | Z |

L = Low State, H = High State, X = Don't Care
 Z = High Impedance State
 Q₀ = Previous Condition of Q

Logic Diagram

T-46-07-11

373



TL/F/6220-2

