

FEATURES

- 32-bit Input, 32-bit Output Multiplexed to 16 Lines
- Full 0-31 Position Barrel Shift Capability
- ☐ Integral Priority Encoder for 32-bit Floating Point Normalization
- ☐ Sign-Magnitude or Two's Complement Mantissa Representation
- 32-bit Linear Shifts with Sign or Zero Fill
- ☐ Independent Priority Encoder Outputs for Block Floating Point
- Available 100% Screened to MIL-STD-883, Class B
- Package Styles Available:68-pin Plastic LCC, J-Lead
 - 68-pin Ceramic LCC
 - 68-pin Ceramic PGA

DESCRIPTION

The LSH33 is a 32-bit high speed shifter designed for use in floating point normalization, word pack/unpack, field extraction, and similar applications. It has 32 data inputs, and 16 output lines. Any shift configuration of the 32 inputs, including circular (barrel) shifting, left shifts with zero fill, and right shifts with sign extension are possible. In addition, a built-in priority encoder is provided to aid floating point normalization.


Input/Output registers provide complete pipelined operation. Both have independent bypass paths for complete flexibility. When FTI = 1, the input registers are bypassed. Likewise, when FTO= 1, the output registers are bypassed.

SHIFT ARRAY

The 32 inputs, which can be registered, to the LSH33 are applied to a 32-bit shift array. The 32 outputs, which can also be registered, of this array are then multiplexed down to 16 lines for presentation at the device outputs. The array may be configured such that any contiguous 16-bit field (including wraparound of the 32 inputs) may be presented to the output pins under control of the shift code field (wrap mode). Alternatively, the wrap feature may be disabled, resulting in zero or sign bit fill, as appropriate (fill mode). The shift code control assignments and the resulting input to output mapping for the wrap mode are shown in Table 1.

Essentially the LSH33 is configured as a left shift device. That is, a shift code of 000002 results in no shift of the input field. A code of 000012 provides an effective left shift of 1 position, etc. When viewed as a right shift, the shift code corresponds to the two's complement of the shift distance, i.e., a shift code of 111112 (-110) results in a right shift of one position, etc.

When not in the wrap mode, the LSH33 fills bit positions for which there is no corresponding input bit. The fill value and the positions filled depend on the RIGHT/ \overline{LEFT} (R/ \overline{L}) direction pin. This pin is a don't care input when in wrap mode. For left shifts in fill mode, lower bits are filled with zero as shown in Table 2. For right shifts, however, the SIGN input is used as the fill value. Table 3 depicts the bits to be filled as a function of shift code for the right shift case. Note that the R/\overline{L} input changes only the fill convention, and does not affect the definition of the shift code.



5565905 0003951 275 = Special Arithmetic Functions

01/16/97-LDS.33-M

32-bit Barrel Shifter with Registers

TABLE 1.	Whap	Mode	SHIFT	Code	DEFI	NITIONS	\$			
Shift Code	Y 31	Y 30	Y29	•••	Y 16	Y 15	•••	Y 2	Y 1	Υo
00000	131	130	129	•••	116	115	•,••	12	l1	lo
00001	130	129	128	•••	115	l 14	•••	H	lo	i 31
00010	129	128	127	•••	114	l13	•••	lo	1 31	130
00011	128	127	126	• • •	l13 .	112	•••	l 31	130	129
•	•	•	•	•••	•	•	•••	•	•	•
	•	•	•	•••	•	•	•••	•	•	•
	•	•	•	•••	•	•	•••	•	•	•
01111	116	l 15	114	•••	. [1	lo	•••	119	l18	l 17
10000	115	114	I 13	•••	lo	l 31	•••	i 18	 17	l16
10001	l 14	l13	112	•••	l 31	130	•••	l 17	l 16	l 15
10010	113	l12	l11	•••	130	129	•••	116	l 15	114
•	•	•	•	•••	•	•	•••	•	•	•
	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	• ,	•	•
11100	lз	12	l1	•••	120	119	•••	16	I 5	14
11101	i 2	l1	lo	•••	119	l18		l5	14	lз
11110	l1	lo	l 31	•••	118	117	•••	l 4	lз	12
11111	lo	l31	130	•••	l17	l16	•••	lз	l2	lt.

Table 2.	FILL M	ODE S	HIFT C	ODE [DEFINIT	nons -	Lef	т Ѕніі	÷Ť	
Shift Code	Y 31	Y 30	Y 29	•••	Y 16	Y15	•••	Y 2	Y 1	Yo
00000	131	130	129	•••	116	l15	•••	12	i 1	lo
00001	130	129	128	•••	l15	114	•••	l1	io	0
00010	129	128	127	•••	l 14	113	•••	lo	0	0
00011	128	127	126	•••	l 13	112	•••	0	0	0
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
	•	•	•	•••	•	•	•••	•	•	•
01111	116	115	114	•••	li	lo	•••	0	0	0
10000	l 15	l 14	l13	•••	lo	0	•••	0	0	0
10001	l 14	l13	112	•••	0	0	•••	0	0	0
10010	l 13	l12	111	•••	0	0	•••	0	0	0
	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
	•	•	•	•••	•	•	•••	•	•	•
11100	lз	12	i l1	•••	0	0	• • • •	0	0	0
11101	12	l1	lo	•••	0	0	•••	0	0	0
11110	l1	lo	0	•••	0	0	•••	0	0	0
11111	lo	0	0	•••	0	0	•••	0	0	0

In fill mode, as in wrap mode, the shift code input represents the number of shift positions directly for left shifts, but the two's complement of the shift code results in the equivalent right shift. However, for fill mode the R/\overline{L} input can be viewed as the most significant bit of a 6-bit two's complement shift code, comprised of R/\bar{L} concatenated with the SI4-SI0 lines. Thus, a positive shift code $(R/\overline{L} = 0)$ results in a left shift of 0-31 positions, and a negative code $(R/\overline{L} = 1)$ a right shift of up to 32 positions. The LSH33 can thus effectively select any contiguous 32-bit field out of a (sign extended and zero filled) 96-bit "input."

OUTPUT MULTIPLEXER

The shift array outputs can be registered and then applied to a 2:1 multiplexer controlled by the MS/ \overline{LS} select line. This multiplexer makes available at the output pins either the most significant or least significant 16 outputs of the shift array.

PRIORITY ENCODER

The 32-bit input bus drives a priority encoder which is used to determine the first significant position for purposes of normalization. The priority encoder produces a five-bit code representing the location of the first non-zero bit in the input word. Code assignment is such that the priority encoder output represents the number of shift positions required to left align the first non-zero bit of the input word. Prior to the priority encoder, the input bits are individually exclusive OR'ed with the SIGN input. This allows normalization in floating point systems using two's complement mantissa representation. A negative value in two's complement representation will cause the exclusive OR gates to invert the input data to the encoder. As a result, the leading significant digit will always be "1."

■ 5565905 0003952 101 ■ = Special Arithmetic Functions

01/16/97-LDS.33-M



32-bit Barrel Shifter with Registers

TABLE 3.	FILL M	ODE S	нігт (ODE I	DEFINI	rions :	- Ric	нт Ѕн	IIFT	i de la compania de l
Shift Code	Y 31	Y30	Y 29	•••	Y16	Y 15	••••	Y 2	Y 1	Υo
00000	S	s	s	•••	s	S	•••	s	s	s
00001	S	S	s	•••	S	S	•••	s	S	l 31
00010	s	s	S	•••	s	s	•••	s	l31	lso
00011	S	S	S	•••	s	s	•••	l 31	130	129
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••		•	•
01111	S	s	S	•••	s	S	•••	119	l18	117
10000	S	S	S	•••	S	i 31	•••	118	l 17	l16
10001	s	S	S	•••	l 31	130	•••	117	i 16	115
10010	S	S	s	•••	l30	129	•••	116	l15	l 14
	•	•	•	•••	•	•	•••	•	•	•
•	•	•	•	•••	•	•	•••	•	•	•
	•	• *	•	•••	•	•	•••	•	•	•
11100	S	S	S	•••	120	l19	•••	l6	l5	14
11101	S	S	s	•••	l 19	l18	• • •	15	14	lз
11110	S	s	J 31	•••	l18	117	•••	l 4	lз	12
11111	s	l31	130	•••	l 17	l 16	•••	lз	12	İ1

TABLE	4. 1	RIORI	TY ENG	ODER	Func	TION T	ABLE			
l 31	130	i 29	•••	l 16	l15	•••	12	l1	lo	Shift Code
1	Х	Х	•••	Х	Х	•••	Х	Х	Х	00000
0	1	Х	•••	Х	Х	•••	X	Χ	Х	00001
0	0	1	•••	Х	\mathbf{X}_{i}	•••	Х	Χ	Х	00010
	•	. •	•••	•	•	•••	•	•	•	•
	•	•	•••	•	•	•••	•	•	÷	•
0	0	0	•••	1	Х	•••	Х	Х	Χ	01111
0	0	0	•••	0	1	•••	Х	Χ	Х	10000
0	0	0	•••	0	0	•••	Х	Χ	Х	10001
	•	•	•••	•	•	•••	•	•	•	•
	•	•	•••	•	•	•••	•	•	•	•
0	0	0	•••	0	0	•••	0	- 1	Х	11110
0	0	0	•••	0	0	•••	0	0	1	11111
0	0	0	***	0	0	•••	0	0	0	11111

This affects only the encoder inputs; the shift array always operates on the raw input data. The priority encoder function table is shown in Table 4.

NORMALIZE MULTIPLEXER

The \overline{NORM} input, when asserted, results in the priority encoder output driving the internal shift code inputs directly. When using the \overline{NORM} function, the LSH33 should be placed in fill mode, with the R/\overline{L} input low.

When NORM is high (not asserted), the SI/O4–SI/O0 port acts as the shift code input to the shifter.

APPLICATIONS EXAMPLES

Normalization of mantissas up to 32 bits can be accomplished directly by a single LSH33. To do this, the NORM input is asserted, and fill mode and left shift are selected. The normalized mantissa is then available at the device output in two 16-bit segments, under the control of the output data multiplexer select, the MS/LS signal.

If it is desirable to avoid the necessity of multiplexing output data in 16-bit segments, two LSH33 devices can be used in parallel. Both devices receive the same input word, with the MS/ $\overline{\text{LS}}$ select line of one wired high, and the other low. Each device will then independently determine the shift distance required for normalization, and the full 32 bits of output data will be available simultaneously.



32-bit Barrel Shifter with Registers

Storage temperature	65°C to +150°C
Operating ambient temperature	
Vcc supply voltage with respect to ground	
Input signal with respect to ground	
Signal applied to high impedance output	
Output current into low outputs	
Latchup current	

OPERATING CONDITIONS To meet spec	ified electrical and switching character	istics :
Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	4.75 V ≤ V CC ≤ 5.25 V
Active Operation, Military	-55°C to +125°C	4.50 V ≤ V CC ≤ 5.50 V

ELECTRIC	CAL CHARACTERISTICS Over	er Operating Conditions (Note 4)	$\mathbb{F}_{+}\mathbb{H}$			
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V OH	Output High Voltage	Vcc = Min., IoH = -2.0 mA	2.4			٧
V OL	Output Low Voltage	Vcc = Min., IoL = 8.0 mA			0.4	٧
V iH	Input High Voltage		2.0		Vcc	V
V iL	Input Low Voltage	(Note 3)	0.0		0.8	٧
lix	Input Current	Ground ≤ VIN ≤ VCC (Note 12)			±20	μA
loz	Output Leakage Current	Ground ≤ VOUT ≤ VCC (Note 12)			±20	μΑ
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		10	30	mA
ICC2	Vcc Current, Quiescent	(Note 7)	,		1.5	mA



32-bit Barrel Shifter with Registers

SWITCHING CHARACTERISTICS — COMMERCIAL OPERATING RANGE (0°C to +70°C)

GUARANTEED MAXIMUM C	OMBINATIONAL	DELAYS Note	s 9, 10 (ns)			
To Output	LSH	33-40	LSH	33-30	LSH	33-20
From Input	Y15-Y0	SO4-SO ₀	Y15-Y0	SO4-SO ₀	Y15-Y0	SO4-SO0
FTI = 0, FTO = 0				1		
CLK	28	28	24	24	15	15
MS/LS	28		24	_	15	_
FTI = 0, FTO= 1						
CLK (NORM = 0/1)	73/40	55/	58/30	42/—	20/20	20/—
SI4-SI0	52	_	40		20	
R/L, F/W	52	_	40	_	20	
MS/LS	28		24		15	_
FTI = 1, FTO = 0						
CLK	28	28	24	24	15	15
MS/LS	28		24	·	15	
FTI = 1, FTO = 1						
l31-lo, SIGN						
$(\overline{NORM} = 0/1)$	73/40	55/—	58/30	42/—	20/20	20/—
SI4-SI0	52	_	40		20	
R/L, F/W	52	_	40		20	
MS/ LS	28		24	_	15	_

GUARANTEED MINIM	UM SETUP AN	р Ноц	d Times	With	RESPEC	т то С	Lock R	ISING E	DGE N	otes 9,	10 (ns)	
	·	LSH	33-40		LSH33-30				LSH33-20			
	FTI	= 0	FTI	= 1	FTI	= 0	FTI	= 1	FTI	= 0	FTI	= 1
Input	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold	Setup	Hold
l31-l0, SIGN	12	3	20	2	10	3	15	2	8	0	-8	2
SI4-SI0	17	0	17	0	15	0	15	0	8	0	8	0
R/L, F/W	12	0	12	0	10	0	10	0	8	0	8	0
ENI, ENO	12	0	12	0	10	0	10	0	8	0	8	0

TRI-STATE ENABLE/DISABLE TIMES Notes 9, 10, 11 (ns)										
	LSH33-40	LSH33-30	LSH33-20							
tENA	20	17	15							
tois	20	17	15							

CLOCK CYCLE TIM	IE AND PULSE	WIDTH Notes	9, 10 (ns)
	LSH33-40	LSH33-30	LSH33-20
Minimum Cycle Time	30	20	15
Highgoing Pulse	12	9	7
Lowgoing Pulse	12	9	7

5565905 0003955 910 = Special Arithmetic Functions



32-bit Barrel Shifter with Registers

SWITCHING CHARACTERISTICS — MILITARY OPERATING RANGE (-55°C to +125°C)

GUARANTEED MAXIMUM C	OMBINATIONAL	DELAYS Note	s 9, 10 (ns)			
To Output	LSH	33-50	LSH	33-40	LSH	33-30
From Input	Y15-Y0	SO4-SO0	Y15-Y0	SO4-SO0	Y15-Y0	SO4-SO0
FTI = 0, FTO = 0						
CLK	32	32	28	28	24	24
MS/LS	32		28	_	24	
FTI = 0, FTO= 1						
CLK (NORM = 0/1)	80/50	65/—	73/40	55/—	58/30	42/
SI4-SI0	62		52	_	40	_
R/L, F/W	62	_	52		40	
MS/LS	32		28		24	
FTI = 1, FTO = 0						
CLK	32	32	28	28	24	24
MS/LS	32	· -	28	. —	24	
FTI = 1, FTO = 1						
l31-lo, SIGN						
(NORM = 0/1)	80/50	65/ 	73/40	55/—	58/30	42/—
SI4-SI0	62	_	52	_	40	_
R/Ĺ, F/W	62	_	52		40	_
MS/LS	62	_	28		24	

		LSH	33-50			LSH	33-40			LSH	33-30	
	FTI	= 0	FTI	= 1	FTI	= 0	FTI	= 1	FTI	= 0	FTI	= 1
Input	Setup	Hold										
l31-l0, SIGN	15	3	20	2	. 12	3	20	2	10	0	15	2
SI4-SI0	20	0	20	0	17	0	17	0	15	0	15	0
R/L, F/W	15	0	15	0	12	0	12	0	10	0	10	0
ĒNI, ĒNO	15	0	15	0	12	0	12	0	10	0	10	0

TRI-STATE	ENABLE/DISABL	E TIMES Notes	9, 10, 11 (ns)
	LSH33-50	LSH33-40	LSH33-30
t ENA	22	20	17
tDIS	22	20	17

CLOCK CYCLE TIM	E AND PULSE	WIDTH Notes	s 9, 10 (ns)
	LSH33-50	LSH33-40	LSH33-30
Minimum Cycle Time	35	30	20
Highgoing Pulse	15	12	9
Lowgoing Pulse	15	12	9

■ 5565905 0003956 857 ■ = Special Arithmetic Functions



32-bit Barrel Shifter with Registers

NOTES

- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC +0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.
- 4. Actual test conditions may vary from those designated but operation is guaranteed as specified.
- 5. Supply current for a given application can be accurately approximated by:

NCV²F

where

N = total number of device outputs

C = capacitive load per output

V = supply voltage F = clock frequency


- 6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock
- 7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.
- 8. These parameters are guaranteed but not 100% tested.


9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

- a. A $0.1\,\mu F$ ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
- b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
- c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
- 10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

- 11. For the tena test, the transition is measured to the 1.5 V crossing point with datasheet loads. For the tDIS test, the transition is measured to the $\pm 200 \text{mV}$ level from the measured steady-state output voltage with $\pm 10 \text{mA}$ loads. The balancing voltage, VTH, is set at 3.5 V for Z-to-0 and 0-to-Z tests, and set at 0 V for Z-to-1 and 1-to-Z tests.
- 12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.





5565905 0003957 793 Special Arithmetic Functions

32-bit Barrel Shifter with Registers

ORD											۔ ا											
68-pi	in	•									68- 	pin										
									_			1	2	3	4	5	6	7	8	9	10	11
130 131 SIGN SI/O4	10 9 8 111 12	92 92 7 6 5	721 4 23 4 3	22 N	02 <u>\$</u>	66 6	91 5 64 65		59 द 58 द	GND 113 112	A B C	▼ ○ 31 ○ SI/O4		128 27) 126) 125	O 24 O 23	O 22 21) 20 19) 18) 17) 16 15	O 14 O GND O 12	
SI/O3 SI/O2 SI/O1 SI/O0 NORM CLK ENI	15 16 17 18 19 20 21			To Vie					54 53 52 51 51 49	10 9 8 7 6 5 4 3	D E F G H	SI/O		ā	(i.e.,	Thro	Fop Vie ugh Pa ponent	ckage				
FTC R/L F/W Y31/15	23 24 25								47	12 [1 [0	J			0	0	0	0	0	0	0	್೦≗೦್	0-0
131/18	27 28	Y28/12 \	\sim	~~		~~	~~		ک ^{یٹ} ٹر	Vcc Vcc	L	Y31/15	Y29/1:	Y28/12 O 3 Y27/11	Y25/9	Y24/8 () Y23/7	Y22/6 O Y21/5	Y20/4 O Y19/3	Y18/2 O Y17/1	V16/0	Voc O MS/LS	Vcc
Plasti	7-Fead	V28/12 }	Y25/9 Y24/8	Y _{23/7}	Y21/6 Y20/4	Cert	A18/2 A11/1 A11/1 Annic	Lea	445 SI/SW	Vcc s		Y31/11	5 Y30/14 () Y29/13	3 Y27/11	1 Y25/9	nic i	Y22/6	Y19/9	3 Y17/1	ŌĒ	MS/LS	Vcc
Plasti	2 J-Feaq (730/7)	Cuip (8/92X Carrie	7837 7827	Y21/6 Y21/6	Cert Chi	amic p Car	Lea	44 43/ S1/SW	Vcc s		Y937/11	5 Y30/14 Y29/13	3 Y27/11	1 Y25/9	nic i	Y22/6 Y21/5	Y19/9	3 Y17/1	ŌĒ	MS/LS	Vcc
Plastic	c J-Lead (J2 2 01/08 A	Chip (Chip (8/92X Carrie	7837 7827	Y21/6 Y21/6	Cert Chi	amic p Car	Learrie	445 (S1/SW adless r (K3)	Vcc s		Y31/1!	729/1:	3 Y27/11	erar	nic i	Y22/6 Y21/5 Pin G (G1)	Arid A	3 Y17/1	ŌĒ	MS/LS	Vcc
Plastic	27 28 28 28 28 28 28 28 28 28 28 28 28 28	Chip (Chip (8/92X Carrie	7837 7827	Y21/6 Y21/6	Significant Signif	amic p Car	Lea rrie	445 (S7/SW) adles: r (K3)	Vcc s		Y31/11	\$ Y29/11	3 Y27/11	erar	nic I LSH LSH	Y22/6	Arid	3 Y17/1	ŌĒ	MS/Ls	Vec
Plasticed 0°C to	those A LSH33 LSH33	Chip (c) Chip (c) Chip (d) Coo	8/92X Carrie	ASSY SOLVER	SCH.	Cera Chi	amic p Cal	Least SKC 3KC 3KC	adless r (K3)	Vcc s		Yannı	Y29/1:	3 Y27/11	erar	mic I LSH LSH LSH	Pin G (G1)	C40 C30 C20	3 Y17/1	ŌĒ	V MS/LS	Vcc Š
Plasticed O°C to ns ns ns -55°C	C J-Lead (J2) +70°C LSH33 LSH33	Chip (c) Chip (c) Chip (d) Coo	8/92X Carrie	ASSY SOLVER	SCH.	Cera Chi	amic p Cal	Learrie 3KC 3KC	adless r (K3)	Vcc s		Yaivit	\$ Y90/1:	3 Y27/11	Ceran	nic (LSH LSH LSH LSH	Pin G (G1)	C40 C30 C20	3 Y17/1	ŌĒ	V MS/LS	Vcc §
Plasticed O°C to	C J-Lead (J2) +70°C LSH33 LSH33	Chip (c) Chip (c) Chip (d) Coo	8/92X Carrie	ASSY SOLVER	SCH.	Cera Chi L L L L	amic p Cal	Learrie 3KC 3KC 3KC 3KC 3KC 3KC 3KC	adless r (K3) 440 440 440 440 440	Vcc s		Yaivi	\$ Y29/1:	3 Y27/11	1 Y25/9	Mic I LSH LSH LSH LSH LSH	Pin G (G1)	C40 C30 C20 M50 M40	3 Y17/1	ŌĒ	V∞ Ms/Ls	Vcc 5
Plasticed O°C to ns ns ns ns ns	C J-Lead (J2) +70°C LSH33 LSH33	Chip (c)	BPSZ Carrie	PECIAL NO.	SCR	Cera Chi	amic pp Can NG .SH3: .SH3: .SH3: .SH3:	Learriee 3KC 3KC 3KC 3KA 3KA 3KA	adless r (K3) 640 630 620 640 640 640 640 640 640 640 640 640 64	Vcc s		Y31/1:	5 Y90/1-1	3 Y27/11	1 Y25/9	Mic I LSH LSH LSH LSH LSH	Pin G (G1) 33G 33G 33G 33G 33G	C40 C30 C20 M50 M40	3 Y17/1	ŌĒ	MS/LS	Vcc 5
Plasticed O°C to ns ns ns ns ns	27 C SHOPE A THOUSE A SHOPE A	Chip (c)	BPSZ Carrie	PECIAL NO.	SCR	Cera Chin	amic pp Can NG .SH3: .SH3: .SH3: .SH3:	Les rrie 3KC 3KC 3KC 3KC	adless r (K3) 640 630 620 650 640 630 620	Vcc s		Yaivi	5 Y20/1-	3 Y27/11	1 Y25/9	mic I LSH LSH LSH LSH	Pin G (G1) 33G 33G 33G 33G 33G	C40 C30 C20 M50 M40 M30	Arra	ŌĒ	MS/LS	Vcc §

■ 5565905 0003958 62T ■ = Special Arithmetic Functions