PRELIMINARY



T-49-19-07 T-49-19-61

September 1989

MATRA M H S

DATA SHEET

83C154/83C154D

CMOS SINGLE-CHIP 8 BIT MICROCONTROLLER

- 83C154 CMOS SINGLE CHIP 8 BIT MICRO-CONTROLLER with factory mask programmable ROM
- 83C154D 83C154 with DOUBLE ROM (under development)
- 80C154 : ROMLESS version of 83C154
- 80C154/83C154:0 to 12 MHz
- 80C154-1/83C154-1:0 to 16 MHz
- 80C154-L/83C154-L: V_{CC} = 2.7 V to 5.5 V (0 to 6 MHz)
- 83C154F: SECRET ROM VERSION

FEATURES

- 16 K x 8 BIT INTERNAL ROM (32 K x 8 for 83C154D)
- 256 x BIT RAM
- 32 PROGRAMMABLE I/O LINES (PROGRAM-MABLE IMPEDANCE)
- THREE 16-BIT TIMER/COUNTERS (INCLUDING WATCH DOG AND 32 BIT TIMER)
- 64 K PROGRAM MEMORY SPACE
- FULLY STATIC DESIGN

- POWER CONTROL MODES
- INTERRUPT PRIORITY CONTROL
- 0 TO 16 MHz
- BOOLEAN PROCESSOR
- 6 INTERRUPT SOURCES
- PROGRAMMABLE SERIAL PORT
- 64 K DATA MEMORY SPACE
- TEMPERATURE RANGE : Commercial, Industrial, Automotive and Military

DESCRIPTION




Figure 1 : Block Diagram.

The 83C154/83C154D retains all the features of the MHS 80C52 with extended ROM capacity (16 K bytes or 32 K bytes), 256 bytes of RAM, 32 I/O lines, a 6-source 2-level interrupts, a full duplex serial port, an on-chip oscillator and clock circuits, three 16 bit timers with extra features: 32 bit timer and watch dog functions. Timer 0 and 1 can be configured by program to implement a 32 bit timer. The watch dog function can be activated either with timer 0, or timer 1 or both together (32 bit timer). In addition, the 83C154/83C154D has two software selectable modes of reduced activity for further reduction of power consumption. In the Idle Mode, the CPU is frozen while the RAM is saved, and the timers, the serial port, and the interrupt system continue to function. In the Power Down Mode, the RAM is saved and the timers, serial port and interrupts continue to function when driven by external clocks. In addition as for the MHS 80C51/C52, the stop clock mode is also available.



MATRA M H S

MHS provides a new member in the 83C154/154D Family named "83C154F/C154DF" which permits full protection of the internal ROM contents.

With a non protected 83C154/C154D, it is very easy to read out the contents of the internal 16 K/32 K bytes of ROM.

Three methods exist, two of them are special test modes and the last one is by means of MOVC instructions

- Test mode "VER": Using this special test mode, the internal ROM contents are output on port P0; the address being applied on ports P2 (AD15...AD8) and P1 (AD7...AD0).
- Test mode "TMB": With this second test mode, the contents of the 83C154/C154D internal bus is presented on port P1 during the PH2 clock phases.
- Using MOVC instructions: If EA = 0, and following a reset, the 83C154/C154D fetches its instructions from external program memory. It is then possible to write a small program whose purpose is to dump the internal ROM contents by means of MOVC A, @A + DPTR and MOVC A, @A + PC instructions.

83C154F/C154DF WITH PROGRAM PROTECTION FEATURES

This new version adds ROM protection features in some strategic points of the 83C154F/C154DF in order to eliminate the possibility of reading the ROM contents (once the protection has been programmed) by one if the three forementioned methods (VER and TMB test modes, or MOVC instructions).

Nevertheless the customer must note the following:

- Once the protection has been programmed, the 83C154F/C154DF program always starts at address 0 in the internal ROM.
- The application program must be self contained in the internal 16 K/32 K of ROM, otherwise it would be possible to trap the program counter address in the external PROM/EPROM and then to dump the inter-

nal ROM contents by means of a patch using MOVC instructions.

Thus, if an extra EPROM is necessary, it is advised to ensure that it will contain only constants or tables.


TEST OF THE ONE CHIP PROGRAM MEMORY

- Before protection is activated: The 83C154F/ C154DF can be tested as any normal 83C154/C154D (using test equipment or any other methods)
- After protection is activated: It is then no longer possible to dump the internal ROM contents.

HOW TO PROGRAM THE PROTECTION MECHANISM

- To burn correctly the fuse a specific configuration of inputs must be settled as below;
 - RST = ALE = 1
 - -P2.7 = 1

Furthermore PSEN signal must be tied at + 9 V \pm 5 % level voltage and a pulse must be applied on P2.6 input Port. The timing on P2.6 is shown below :



Time Rise and Fall Rise ≤ 100 µs.

 The electrical schematic shows a typical application to deliver P2.6 signal.



83C154/83C154D




Figure 2: Configurations.

. 83C154/83C154D _

IDLE AND POWER DOWN OPERATION

Figure 3 shows the internal Idle and Power Down clock configuration. As illustrated, Power Down operation stops the oscillator. The interrupt, serial port, and timer blocks continue to function only with external clock (INTO, INT1, TO, T1).




Figure 3: Idle and Power Down Hardware.

Idle Mode operation allows the interrupt, serial port, and timer blocks to continue to function with internal or external clocks, while the clock to CPU is gated off. The special modes are activated by software via the Special Function Register, PCON. Its hardware address is 87H. PCON is not bit addressable.

PCON: Power Control Register

(MSB)					(LSB)
SMOD HPD	RPD	GF1	GF0	PD	IDL

Symbol	Desiden	Mana		F
Symbol	Position	wame	and	Function

SMOD	PCON.7	Double Baud rate bit. When set to a 1, the baud rate is doubled when the serial port is being used in either modes 1, 2 or 3.
HPD	PCON.	Hard power Down bit. Setting this bit allows CPU to enter in Power Down state on an external event (1 to 0 transition) on bit T1 (p. 3-5) the CPU quit the Hard Power Down mode when bit T1 (p. 3-5) go high or when reset is activated
RPD	PCON.5	Recover from Idle or Power

Down bit. When 0 RPD has no effect. When 1, RPD permits to exit from idle or Power Down with any non enabled interrupt source (except timex 2). In this case the program start at the next address. When interrupt is enabled, the appropriate interrupt routine is serviced.

PCON.4 (Reserved)

GF1	PCON.3	General-purpose flag bit.
GF0	PCON.2	General-purpose flag bit.
PD	PCON.1	Power Down bit. Setting this bit activates power down operation.
IDL	PCON.0	Idle mode bit. Setting this bit activates idle mode operation.

MATRA M H S

If 1's are written to PD and IDL at the same time. PD takes, precedence. The reset value of PCON is (000X0000).

IDLE MODE

The instruction that sets PCON.0 is the last instruction executed before the Idle mode is activated. Once in the Idle mode the CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, RAM and all other registers maintain their data during idle. In the Idle mode, the internal clock signal is gated off to the CPU, but interrupt, timer and serial port functions are maintained. Table 1 describes the status of the external pins during Idle mode.

There are three ways to terminate the Idle mode. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating Idle mode. The interrupt is serviced, and following RETI, the next instruction to be executed will be the one following the instruction that wrote 1 to PCON.0.

The flag bits GF0 and GF1 may be used to determine whether the interrupt was received during normal execution or during the Idle mode. For example, the instruction that writes to PCON.0 can also set or clear one or both flag bits. When Idle mode is terminated by an enabled interrupt, the service routine can examine the status of the flag bits.

The second way of terminating the idle mode is with a hardware reset. Since the oscillator is still running, the hardware reset needs to be active for only 2 machine cycles (24 oscillator periods) to complete the reset operation.

The third way to terminate the Idle mode is the activation of any disabled interrupt when recover is programmed (RPD = 1). This will cause PCON.0 to be cleared. No interrupt is serviced. The next instruction is executed. If interrupt are disabled and RPD = 0, only a

POWER DOWN MODE

The instruction that sets PCON.1 is the last executed prior to entering power down. Once in power down, the oscillator is stopped. The contents of the onchip RAM and the Special Function Register is saved during power down mode. The three ways to terminate the Power Down mode are the same than the Idle mode. But since the onchip oscillator is stopped, the external interrupts, timers and serial port must be sourced by external clocks only, via INTO, INT1, TO, T1,

In the Power Down mode, Vcc may be lowered to minimize circuit power consumption. Care must be taken



83C154/83C154D MATRA M H 5 - T- 47-19- 6/

to ensure the voltage is not reduced until the power down mode is entered, and that the voltage is restored before the hardware reset is applied which frees the oscillator. Reset should not be released until the oscillator has restarted and stabilized.

When using voltage reduction : interrupt, timers and serial port functions are guaranteed in the V_{CC} specification limits.

Table 1 describes the status of the external pins while in the power down mode. It should be noted that if the power down mode is activated while in external program memory, the port data that is held in the Special Function Register P2 is restored to Port 2. If the port switches from 0 to 1, the port pin is held high during the power down mode by the strong pullup, T1, shown in figure 4.




Figure 4: I/O Buffers in the 83C154/83C154D (Ports 1, 2, 3).

STOP CLOCK MODE

Due to static design, the MHS 83C154/83C154D clock speed can be reduced until 0 MHz without any data loss in memory or registers. This mode allows step by step utilization, and permits to reduce system power consumption by bringing the clock frequency down to any value. At 0 MHz, the power consumption is the same as in the Power Down Mode.

83C154/83C154D I/O PORTS

The I/O drives for P1, P2, P3 of the 83C154/83C154D are impedance programmable. The I/O buffers for Ports 1, 2 and 3 are implemented as shown in figure 4.

When the port latch contains 0, all pFETS in figure 4 are off while the nFET is turned on. When the port latch makes a 0-to-1 transition, the nFET turns off. The strong pullup pFET, T1, turns on for two oscillator periods, pulling the output high very rapidly. As the output line is drawn high, pFET T3 turns on through the inverter to supply the lon source current. This inverter and T3 form a latch which holds the 1 and is supported by T2. When Port 2 is used as an address port, for access to external program of data memory, any address bit that contains a 1 will have his strong pullup turned on for the entire duration of the external memory access.

When an I/O pin on Ports 1, 2, or 3 is used as an input, the user should be aware that the external circuit must sink current during the logical 1-to-0 transition. The maximum sink current is specified as ITL under the D.C. Specifications. When the input goes below approximately 2 V, T3 turns off to save ICC current. Note, when returning to a logical 1, T2 is the only internal pullup that is on. This will result in a slow rise time if the user's circuit does not force the input line high.

The input impedance of Port 1, 2, 3 are programmable through the register IOCON. The ALF bit (IOCON0) set all of the Port 1, 2, 3 floating when a Power Down mode occurs. The P1HZ, P2HZ, P3HZ bits (IOCON1, IOCON2, IOCON3) set respectively the Ports P1, P2, P3 in floating state. The IZC (IOCON4) allows to choose input impedance of all ports (P1, P2, P3). When IZC = 0, T2 and T3 pullup of I/O ports are active; the internal input impedance is approximately 10 K. When IZC = 1 only T2 pull-up is active. The T3 pull-up is turned off by IZC. The internal impedance is approximately 100 K.

PIN DESCRIPTIONS

Vee

Circuit ground potential.

Vcc

Supply voltage during normal, Idle, and Power Down operation.

PORT 0

Port 0 is an 8-bit open drain bi-directional I/O port. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs.

MODE	PROGRAM MEMORY	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Port Data	Port Data	Port Data	Port Data
Idle	External	1	1	Floating	Port Data	Address	Port Data
Power Down	Internal	0	0	Port Data	Port Data	Port Data	Port Data
Power Down	External	0	0	Floating	Port Data	Port Data	Port Data

Table 1: Status of the external pins during Idle and Power Down Modes.



T-49-19-61_83C154/83C154D_

MATRA M H S

Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory. In this application it uses strong internal pullups when emitting 1's. Port 0 also outputs the code bytes during program verification in the 83C154/-83C154D. External pullups are required during program verification. Port 0 can sink eight LS TTL inputs.

PORT 1

Port 1 is an 8-bit bi-directional I/O port with internal pullups. Port 1 pins that have 1's written to them are pulled high by the internal pullups, an in that state can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (IIL, on the data sheet) because of the internal pullups.

Port 1 also receives the low-order address byte during program verification. In the 83C154, Port 1 can sink/source three LS TTL inputs. It can drive CMOS inputs without external pullups.

PORT 2

Port 2 is an 8-bit bi-directional I/O port with internal pullups. Port 2 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (ILL, on the data sheet) because of the internal pullups. Port 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external Data Memory that use 16-bit addresses (MOVX @ DPTR). In this application, it uses strong internal pullups when emitting 1's. During accesses to external Data Memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register.

It also receives the high-order address bits and control signals during program verification in the 83C154. Port 2 can sink/source three LS TTL inputs. It can drive CMOS inputs without external pullups.

PORT 3

Port 3 is an 8-bit bi-directional I/O port with internal pullups. Port 3 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (ILL, on the data sheet) because of the pullups. It also serves the functions of various special features of the MHS-51 Family, as listed below.

Port Pin	Alternate Function
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INTO (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	To (Timer 0 external input)
P3.5	T1 (Timer 1 external input)
P3.6	WR (external Data Memory write strobe
P3.7	RD (external Data Memory read strobe)

Port 3 can sink/source three LS TTL inputs. It can drive CMOS inputs without external pullups.

RST

A high level on this for two machine cycles while the oscillator is running resets the device. An internal pulldown resistor permits Power-On reset using only a capacitor connected to Vcc.

Address Latch Enable output for latching the low byte of the address during accesses to external memory. ALE is activated as though for this purpose at a constant rate of 1/6 the oscillator frequency except during an external data memory access at which time one ALE pulse is skipped. ALE can sink/source 8 LS TTL inputs. It can drive CMOS inputs without an external pullup.

Program Store Enable output is the read strobe to external Program Memory. PSEN is activated twice each machine cycle during fetches from external Program Memory. (However, when executing out of external Program Memory, two activations of PSEN are skipped during each access to external Data Memory). PSEN is not activated during fetches from internal Program Memory. PSEN can sink/source 8 LS TTL inputs. It can drive CMOS inputs without an external pullup.

When EA is held high, the CPU executes out of internal Program Memory (unless the Program Counter exceeds 3 FFFH). When EA is held low, the CPU executes only out of external Program Memory. EA must not be floated.

XTAL1

Input to the inverting amplifier that forms the oscillator. Receives the external oscillator signal when an external oscillator is used.

Output of the inverting amplifier that forms the oscillator. This pin should be floated when an external oscillator

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output respectively, of an inverting amplifier which is configured for use as an on-chip oscillator, as shown in figure 5, Either a quartz crystal or ceramic resonator may be used.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected as shown in figure 6. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-



83C154/83C154D

by-two flip-flop, but minimum and maximum high and low times specified on the Data Sheet must be observed.




Figure 5: Crystal Oscillator.




Figure 6: External Drive Configuration.

PORT 1 SECONDARY FUNCTIONS

This is a quasi-bidirectional I/O port, internally pulled up when used as input ports. Two of the ports have been allocated a second function which are:


P1.0 [T2]: External clock input for timer/counter 2. P1.1 [T2EX]: A trigger input for timer/counter 2, to be reloaded or captured causing the timer/counter 2 interrupt.

INTERRUPT MODES

The MHS 80C154/83C154/83C154D is capable of handling two external interrupts, three interrupts from the timers, and one interrupt from the serial port, through its incorporated six source, two-level interrupt structure.

SERIAL PORT TIMING

The interrupt is executed after the Stop Bit.



TIMER FUNCTIONS

In fact, timer 0 & 1 can be connected by a software instruction to implement a 32-bit timer function. Timer 0 (mode 3) or timer 1 (mode 0, 1, 2) or a 32-bit timer consisting of timer 0 + timer 1 can be employed in the watchdog mode, in which case a CPU reset is generated upon a TF1 flag.

The internal pull-up resistances at ports 1 ~ 3 can be set to a ten times increased value simply by software.




Figure 7.

TIMER/EVENT COUNTER 2

Timer 2 is a 16-bit timer/counter like Timers 0 and 1, it can operate either as a timer or as an event counter. This is selected by bit C/T2 in the Special Function Register T2CON (Figure 7). It has three operating modes: "capture", "autoload", and "baud rate generator", which are selected by bits in T2CON as shown in



RCLK + TC	LK CP/RL2	TR2	MODE
0	0	1	16 bit auto-reload
0	1	1	16-bit capture
1	X	1	baud rate generator
X	X	0	(off)

Table 2: Timer 2 Operating Modes.

Table 2.

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then Timer 2 is a 16-bit timer or counter which upon overflowing sets bit TF2, the Timer 2 overflow bit, which can be used to generate an interrupt. If EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 ans TH2, to be



83C154/83C154D ____ MATRA M H S

captured into registers RCAP2L and RCAP2H, respectively. (RCAP2L and RCAP2H are new Special Function Registers in the 80C52). In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2, like TF2, can generate an interrupt.

The capture mode is illustrated in Figure 8. In the auto-reload mode there are again two options, which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then when Timer 2 rolls over it not only sets TF2 but also causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2L and RCAP2H, which are preset by software. If EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX will also trigger the 16-bit reload and set EXF2.

The auto-reload mode is illustrated in Figure 9.




Figure 8: Timer 2 in Capture Mode.




Figure 9: Timer 2 in Auto-Reload Mode.





Figure 7: T2CON:

Timer/Counter 2 Control Register.



_83C154/83C154D____ MATRA M H S 7-49-19-6/

DATA MEMORY AND SPECIAL FUNCTION REGISTER LAYOUT DIAGRAM





T-49-19-07 46E D ■ 5868456 0000301 6 ■ MMHS T-49-19-61

83C154/83C154D - MATRA M H S

DETAILED DIAGRAM OF DATA MEMORY (RAM)

									(,,,,,	···,	
OFFH	Γ					··			255		
7FH	ļ										
/ / / / / / / / / / / / / / / / / / / /			•						127		
2FH	7F	7E	7D	7C	7B	7A	79	78	47	7	
2EH	77	76	75	74	73	72	71	70	46	1	
2DH	6F	6E	6D	6C	6B	6A	69	68	45		
2CH	67	66	65	64	63	62	61	60	44		
2BH	5F	5E	5D	5C	5B	5A	59	58	43		
2AH	57	56	55	54	53	52	51	50	42	9	IG –
29H	4F	4E	4D	4C	4B	4A	49	48	41	SSI	RESS SSIN
28H	47	46	45	44	43	42	41	40	40	Ä	JODE DRE
27H	3F	3E	3D	3C	3B	ЗА	39	38	39	DIRECT BIT ADDRESSING	DIRECT BYTE ADDRESSING —INDIRECT ADDRESSING —
26H	37	36	3 5	34	33	32	31	30	38	CTE	T BY
25H	2F	2E	2D	2C	2B	2A	29	28	37	岩	INDI
24H	27	26	25	24	23	22	21	20	36	Ī	
23H	1F	1E	1D	1C	1B	1A	19	18	35		
22H	17	16	15	14	13	12	11	10	34		
21H	0F	0E	0D	0C	0B	0A	09	80	33		
20H	07	06	05	04	03	02	01	00	32		
1FH				Rar	nk 3				31		
18H				Dai	IK O				24	Ö	
17H				Bar	ık 2				23	ADDRESSING	
10H				- Dui					16 15		
0FH				Bar	t				15		
08H				Dai	IN I				8 7	REGISTER	
07H				Bor	nk O				7	Ä	
00Н				Dal .	in U				0		



T-49-19-07 T-49-19-61

83C154/83C154D _____ MATRA M H Z ____

DETAILED DIAGRAM OF SPECIAL FUNCTION REGISTERS

							_		
Direct Byte Address				Bit Ac	ldress				Special Function Register Symbol
	(MSB)							(LSB)	
	WDT	T32	SERR	IZC	P3HZ	P2HZ	P1HZ	ALF	_
0F8H	FF	FE_	FD	FC	FB	FA	F9_		IOCON .
0F0H	_ F7	F6	F5	F4	F3	F2	F1	F0	В
0E0H	E7	E6	E5	E4	E3	E2	E1	E0	ACC
	CY	AC	F0	RS1	RS0	0V	F1	P	·
0D0H	D7	D6	D5	D4	D3	D2	D1	D0	PSW
0CDH			No	t Bit Ad	dressabl	е .			TH2
0CCH			No	t Bit Ad	dressabl	e			TL2
0CBH	<u></u>		No	t Bit Ad	dressabl	е			RCAP2H
0CAH	L		Nc		dressabl	е			RCAP2L
	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	2
0C8H	CF	CE	CD	_cc_	СВ	CA	C9	C8	T2CON
	PCT		PT2	PS	PT1	PX1	PT0	PX0	
0B8H	BF		BD	BC	BB	ВА	B9	B8	IP
0B0H	B7	B6	B5	B4	В3	B2	B1	B0	P3
	EA		ET2	ES	ET1	EX1	ET0	EX0	e înstala Santa
H8A0	AF	•	_AD	AC	AB	AA	A9	A8	ΙE
0A0H	A7	A6	A5	A4	<u>A3</u>	A2	A1	A0	P2
99H			No	t Bit Ad	dressable	9			SBUF
	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	
98H	9F	9E	9D	9C	9B	9A	99	98	SCON
90H	97	96	95	94	93	92	91	90	P1
8DH			No	t Bit Add	dressable				TH1
8CH	L		No	t Bit Add	dressable)			THO
8BH			No	t Bit Add	dressable	3			TL1
8AH	<u> </u>				dressable				TLO
89H	L				dressable				TMOD
	TF1	TR1	TF0	TR0	IE1	IT1	IE0	ITO	
88H 87H	_8F	8E	_8D	8C	8B	8A	89	88	TCON
8/H			No	Bit Add	ressable)			PCON
83H			Not	Bit Add	fressable)			DPH
82H					ressable				DPL
81H			Not	Bit Add	ressable)			SP
80H	87	86	85	84	83	82	81	80	P0





83C154/83C154D _____ MATRA M H Z

SPECIAL FUNCTION REGISTERS

T-49-19-61

TIME MODE REGISTER (TMOD)

NAME	ADDRESS	MSE	3				T	<u> </u>		LSB
	ADDITEGO	7	\perp	6	5	4	3	2	1	0
TMOD	89H	GAT	E	C/T	M1	MO	GATE	C/T	M1	MO
BIT LOCATION	FLAC	т			·					
	FLAG	 		T =-:			CTION			<u> </u>
TMOD.0	МО	M1 M0 Timer/counter 0 mode setting.								
		0	0				5-bit pres	scalar.		<u> </u>
		0	1		t timer/co			· ·		
		1_	0				8-bit auto			- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1
TMOD.1	M1	1	1	and a	r/counter ΓΗ0 (8-bit s set by	t) timer/c	ited Into 1 ounter. Ti y.	TL0 (8-bit F0 is set l) timer/co by TL0 ca	unter arry, and
TMOD.2	c/ī	Timer/counter 0 count clock designation control bit. XTAL1.2 divided by 12 clocks is the input applied to timer/counter 0 when $C/\overline{T} = "0"$. The external clock applied to the T0 pin is the input applied to timer/counter 0 when $C/\overline{T} = "1"$.								
TMOD.3	GATE	If thi	d to d is bit CON	ontrol t is "1" <u>, t</u> and IN	he start a imer/cour	and stop nter 0 sta	TCON (to of timer/or the counting and are "1",	ounter 0	counting.	TR0 bit
TMOD.4	MO	M1	M0	Time	r/counter	1 mode :	setting.			7
		0	0				5-bit pres	calar.		
TMODE		0	1		timer/co		···			
TMOD.5	M1	1	0	8-bit	timer/cou	nter with	8-bit auto	reloadin	ıa.	
		1	1	T			on stoppe			:
TMOD.6	СÄ	Timer/counter 1 count clock designation control bit. XTAL.2 divided by 12 clocks is the input applied to timer/counter 1 when $C/\overline{\Gamma}$ = "0". The external clock applied to the T1 pin is the input applied to timer/counter 1 when $C/\overline{\Gamma}$ = "1".								
TMOD.7	GATE	and If thi	stop s bit i CON	of time is "1" <u>, ti</u> and IN	r/counter mer/coun	1 countiq nter 1 sta	TCON is g. rts counti I are "1",	na when	both the	TB1 bit



THMMS 1 40E0000304 1 MMHS

T-49-19-07

MATRA M H S ______

83C154/83C154D _____

POWER CONTROL REGISTER (PCON)

	ON)										
NAME	ADDRESS	MSB 7	ء ا		1 .				LSB		
PCON	87H	SMOD	6 HPD	5 RPD	4	3	2	1	0		
	0711	JOIVIOD	חרט	NPU		GF1	GF0	PD	IDL		
BIT LOCATION	FLAG	FUNCTION									
PCON.0	IDL	IDLE mo	ode set w	hen this	bit is set to		Loperatio	no oro o	aloosod.		
		when ID interrupt	LE mode circuits,	is set, t and seri	out XTAL1- al port rem r when an i	2, timer/co ain active.	ounters 0, IDLE mo	1 and a	2 the		
PCON.1	PD	PD mod	e set whe	en this b n PD me	it is set to ' ode is set. interrupt is	'1". CPU o PD mode	perations is cancel	and X	TAL1-2 on the		
PCON.2	GF0	General an interr	purpose	bit. Tes s wheth	ting this fla er the inte	g when ID	LE mode	is cand errupt o	celled by or an IDLE		
PCON.3	GF1	Testing	General purpose bit. Testing this flag when PD mode is cancelled by an interrupt shows whether the interrupt is a normal interrupt or a PD mode release								
PCON.4	_			output	data is "1"	if the bit is	read		 		
PCON.5	RPD	by interring signal if in this bit is when this from the	upt signa interrupt i "0". If the s bit is "1	I. Power s not en interrup " (even i ress of	llation of Cir down monabled by If of the second interrupt interru	de cannot E (interrup t to "1" by s disabled	be cance t enable i an interru d), the pro	elled by register upt requ	interrupt) when lest signal s executed		
		ENABLE	RECO	VER							
		0	0		PWD not ca	ancelled			1		
		1	. 0		Execute inte		tine				
1		0	1	-	execute ne				100		
		1	1		Execute inte	errupt rou	tine				
PCON.6	HPD	The hard power down setting mode is enabled when this bit is set to "1". If the level of the power failure detect signal applied to the HPD1 pin (pin 3.5) is changed from "1" to "0" when this bit is "1", XTAL1-2 oscillation is stopped and the system is put into hard power down mode. HPD mode is cancelled when the CPU is reset, or HPD1 pin go high.									
PCON.7	SMOD	When the 3 of the s The seria delayed	e timer/co erial port al port op- orocessin	ounter 1 this bit eration of g. And	carry signates the follock is red when the brocessing.	al is used lowing fur luced by	as a clock ctions.	in moo	s "O" for		



46E D 5868456 0000305 3 MMHZ 7-49-19-07

83C154/83C154D MATRA M H Z

1 1171	EH CO	NTROL	REGIST	ER (TCC	ON)	7-49	-19-1	11	
RESS	MSB					7 - 7 -	7-6)/	,
ness	7	6	5	4	1 3	1 9	1 4 1	LSB	

NAME	ADDRESS	MSB				1				
	ADDITESS	7	6	5	4	3	1 2	1 14	LSB	
TCON	88H	TF1	TR1	TFO	TRO	IE1	IT1	1 1	0	
					1110	L 1121	1 !!!	IE0	IT0	
BIT LOCATION	FLAG				ELINIC	CTION			:' ' ' ' '	
TCON.0	IT0	Externa	l interrup	t 0 signal r detect r	used in	level det	ect mode	when th	is bit is	
TCON.1	IE0	Interrup Bit is re:	t request set auton	flag for e	xternal in	nterrupt (أحجاناهم			
TCON.2	IT1	Bit can be set an reset by software when ITO = "1". External interrupt 1 signal used in level detect mode when this bit is "0", and in trigger detect mode when "1".								
TCON.3	IE1	Interrupt Bit is res	request	flag for e	xternal in	iterrupt 1	erviced. IT1 = "1".			
TCON.4	TR0	Counting Timer/co	i start an	d stop co	ntrol hit f	or times	counter 0 t is "1", a			
TCON.5	TF0	Interrupt Bit is res	request et autom	flag for tir	hen into	rrunt ic o	erviced.	morlogue		
TCON.6	TR1	Bit is set to "1" when carry signal is generated from timer/counter 0. Counting start and stop control bit for timer/counter 1. Timer/counter 1 starts counting when this bit is "1", and stops counting when "0".								
TCON.7	TF1	Interrupt Bit is rese Bit is set	request f	lag for tin	hen inter	runt ic co	erviced.	mer/coun	ter 1	



T-49-19-07 83C154/83C154D _____ MATRA M H S ___

SERIAL PORT CONTROL REGISTER (SCON)

NAME	ADDRESS	MSB					[-		LSB
	ADDITEGO	7		6	5	4	3	2	1 1	1 0
SCON	98H	SMC) s	M1	SM2	REN	TB8	RB8	TI	RI
BIT LOCATION	FLAG	Τ -				ELINIC	TION			
SCON.0	RI	"End of serial port reception" interrupt request flag. This flag must be reset by software during interrupt service routine. This flag is set after the eighth bit of data has been received when in mode 0, or by the STOP bit when in any other mode. In mode 2 or 3, however RI is not set if the RB8 data is "0" with SM2 = "1". RI is set in mode 1 if STOP is received when SM2 = "1".								
SCON.1	TI	"End of serial port transmission" interrupt request flag. This flag must be reset by software during interrupt service routine. This flag is set after the eighth bit of data has been sent when in mode 0, or after the last bit of data has been when in any other mode.								
SCON.2	RB8	me a	ו שטוכ	DIT IS 8	ibblied.	eived in m to RB8 if mode 0.	ode 2 or SM2 = "0	3 is pass " when ir	ed to RB mode 1	38.
SCON.3	TB8	The 7	TB8 da	ta is s	ent as	the ninth	data bit v	vhen in m	node 2 or	3.
SCON.4	REN	Recel No re	otion e ception	nable n whe	contro n REN	bit.				
SCON.5	SM2	If the the "e Nor is	ninth tend of the "e	oit of recepted	eceive	d data is "gnal is not on" signal node 1.	0" with St	RI flan		
SCON.6	SM1	SM0	SM1	MOE						
		0	0	0	8-b	it shift reg	ster I/O.			
		0	1	1	8-b	it UART va	ariable ba	ud rate.		
SCON.7	SM0	1	0	2		it UART 1/			AL1 bau	d rate.
		1 1	1	3	9-b	it UART va	ariable ba	ud rate.		





56 0000307 7 MMHS T-49-19-07

_83C154/83C154D MATRA M H S

UPT ENABLE REGISTED (15)

INTERRUPT ENABLE REGISTER (IE)

114145	4000500	MSB							LSB
NAME	ADDRESS	7	6	5	4	3	2	1	0
IE	0A8H	EA	_	ET2	ES	ET1	EX1	ET0	EX0
	· ·								*
BIT LOCATION	FLAG				FUNC	CTION			
IE.0	EXQ	Interrup	t disable	bit for ex d when b d when b	oit is "0".	errupt 0.			
IE.1	ET0	Interrup	t disable	bit for tined when bed when b	oit is "0".	upt 0.		_	
IE.2	EX1	Interrup	t disable	bit for ex d when t d when b	oit is "0".	errupt 1.			
IE.3	ET1	Interrup	t disable	bit for tined when bed when b	oit is "0".	upt 1.			
IE.4	ES	Interrup	t disable	for serial d when b d when b	oit is "0".				
1E.5	ET2	Interrup	t disable	bit for tined when to d when b	oit is "0".	upt 2.	-		
IE.6		Reserv	ed bit. Ti	he output	data is "	1" if the	bit is read	d.	
IE.7	EA	All inter	rupts are	control be disabled controlled	d when b		ı IE.5 wh	en bit is	"1",

INTERRUPT PRIORITY REGISTER (IP)

NAME	ADDRESS	MSB 7	6	5	4	3	2	1	LSB 0
IP	0B8H	PCT	_	PT2	PS	PT1	PX1	PT0	PX0
BIT LOCATION	FLAG				FUNC	CTION			•
IP.0	PX0			bit for ext					
IP.1	PT0			bit for tim ed when					
IP.2	PX1			bit for ex ed when					**
IP.3	PT1			bit for timed when					
IP.4	PS			bit for se ed when		•			-
1P.5	PT2			bit for timed when					
IP.6	_	Reserv	ed bit. Tl	ne output	data is "	1" if the	bit is read	i.	
IP.7	РСТ	The pri can be interrup	ority regi processe of circuit i	ed when	ents are v this bit is d, and int	"0". Whe	n the bit	ssigned i is "1", the pe control	



■ 5868456 0000308 9 ■ MMHS T-49-19-07

T-49-19-61

83C154/83C154D MATRA M H S

PROGRAM STATUS WORD REGISTER (PSW)

NAME	ADDRESS	MSB								LSE
		7	'	6	5	4	3	2	1 1	0
PSW	OD0H	CY	A	.c	F0	RS1	RS0	OV	F1	Р
BIT LOCATION	FLAG									
 		+					CTION			'
PSW.0	Р	"1" wh	Accumulator (ACC) parity indicator. "1" when the "1" bit number in the accumulator is an odd number, and "0" when an even number.							
PSW.1	F1	User f	User flag which may be set to "0" or "1" as desired by the user.							
PSW.2	OV	Overfl is "1" if the (MUL	Overflow flag which is set if the carry C ₆ from bit 6 of the ALU or CY is "1" as a result of an arithmetic operation. The flag is also set to "1" if the resultant product of executing a multiplication instruction (MULAB) is greater than 0FFH, but is reset to "0" if the product is less than or equal to 0FFH.							
PSW.3	RS0	RAM	egiste	r bank	switch					
		RS1	RS0	BAN	K RAI	M ADDRE	ESS			3,
		0	0	0	00	H - 07H				
PSW.4	RS1	0	1	1	08	H - 0FH				· · · · · ·
		1 .	00	2	_ 10	H - 17H			,	
		1	1	3	18	H - 1FH				
PSW.5	F0	User f	ag wh	ich ma	y be s	et to "0" o	or "1" as	desired b	y the us	er.
PSW.6	AC	User flag which may be set to "0" or "1" as desired by the user. Auxiliary carry flag. This flag is set to "1" if a carry C ₃ is generated from bit 3 of the ALU as a result of executing an arithmetic operation instruction. In all other cases, the flag is reset to "0".								
PSW.7	CY	Main carry flag. This flag is set to "1" if a carry C_7 is generated from bit 7 of the ALU as result of executing an arithmetic operation instruction. If a carry C_7 is not generated, the flag is reset to "0".								





T=49-19-07
B456 0000309 0 MMHS
T-49-19-07

-83C154/83C154D MATRA M H S

I/O CONTROL REGISTER (IOCON)

11444	T	MSB		GIOTER		<u>,</u>				
NAME	ADDRESS	7	6	5	4	3	2	[1]	LSB 0	
IOCON	0F8H	WDT	T32	SERR	IZC	P3HZ	P2HZ	PIHZ	ALF	
						1 0112	1 51 12	1 1112	ALF	
BIT LOCATION	FLAG				FUNC	CTION				
IOCON.0	ALF	If CPU power down mode (PD, HPD) is activated with this bit set to "1", the outputs from ports 0, 1, 2 and 3 are switched to floating status. When this bit is "0", ports 0, 1, 2 and 3 are in output mode.								
IOCON.1	P1HZ	Port 1 b	ecomes	a floating	state in	out nort w	then this	bit is "1".	3 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
IOCON.2	P2HZ	Port 2 b	ecomes	a floating	state in	out port w	then this	bit is "1".		
IOCON.3	P3HZ	Port 3 b	ecomes	a floating	state in	out port w	then this	bit is "1".	- 11	
IOCON.4	IZC	The 10	kohm pu	II-up resis	tance fo	r norts 1	2 and 3 i	is switche p resistar	ط مند	
IOCON.5	SERR	Serial po This flag data is r	ort recept is set to eceived	tion error	flag. overrun I port.			generate		
IOCON.6	T32	Timer/counters 0 and 1 are connected serially to from a 32-bit timer/counter when this bit is set to "1". TF1 of TCON is set if a carry is generated in the 32-bit timer/counter.								
IOCON.7	WDT	Watchdog timer mode is set when this bit is set to "1". And if TF1 is set to "1" after watchdog timer mode has been set, the CPU is reset and the program is executed from address 0.								



_83C154/83C154D _____ MATRA M H S

TIMER 2 CONTROL REGISTER (T2CON)

NAME	ADDRESS	MSB 7	1 6	5	4	3			LSE		
T2CON	0C8H	TF2	EXF2	RCLK	TCLK	EXEN2	2 TR2	C/T2	0		
				1.02.	TOLK	LXLIVE	1114	[0/12	CP/RL		
BIT LOCATION	FLAG				FUNC	TION					
T2CON.0	CP/RL2	CP/RL2	uto reioa ! = "0".	set where d mode is	TCLK +	RCLK =	+ RCLK	CP/RL2 = "0" and	= "1". 		
T2CON.1	C/T2	Timer/co	CP/RL2 is ignored when TCLK + RCLK = "1". Timer/counter 2 count clock designation control bit. The internal clocks (XTAL1-2 + 12, XTAL1-2 + 2) are used when this bit is "0", and the external clock applied to the T2 is passed to timer/counter 2 when the bit is "1".								
T2CON.2	TR2	Timer/co	Timer/counter 2 counting start and stop control bit. Timer/counter 2 commences counting when this bit is "1" and stops counting when "0".								
T2CON.3	EXEN2	T2EX timer/counter 2 external control signal control bit. Input of the T2EX signal is disabled when this bit is "0", and enabled when "1".									
T2CON.4	TCLK	bit is "1" transmit Note, ho	ounter 2 is , and the clock. owever, th	nit circuit of sevitched timer/country the series the series the series and the series are the series of the serie	d to baud unter 2 ca erial ports	d rate ger arry signa can only	nerator m I become	s the se	rial por		
T2CON.5	RCLK	Serial po Timer/co bit is "1", receive o Note, ho	ort receive ounter 2 is and the clock. wever, th	e circuit do switched timer/cou	rive clock to baud inter 2 ca	control l rate ger rry signa	nerator m I become	s the se	rial port		
T2CON.6	EXF2	carry signal in serial port modes 1 and 3. Timer/counter 2 external flag. This bit is set to "1" when the T2EX timer/counter 2 external control signal level is changed from "1" to "0" while EXEN2 = "1". This flag serves as the timer interrupt 2 request signal. If an interrupt is generated, EXF2 must be reset to "0" by software.									
T2CON.7	TF2	Timer/counter 2 carry flag. This bit is set to "1" by a carry signal when timer/counter 2 is in 16-bit auto reload mode or in capture mode. This flag serves as the timer interrupt 2 request signal. if an interrupt is generated, TF2 must be reset to "0" by software.									



83C154/83C154D MATRA M H S

LIST OF INSTRUCTIONS

LIST OF INSTRUCTION SYMBOLS

Α	: Accumulator	#	: Denotes the immediate data
AB	: Register pair	@	: Denotes the indirect address
AC	: Auxiliary carry flag	=	: Equality
В	: Arithmetic operation register	≠	: Non equality
č	: Carry flag	←	: Substitution
DPTR	: Data pointer	\rightarrow	: Substitution
PC	: Program counter	_	: Negation
Rr	: Register indicator (r = 0 ~ 7)	<	: Smaller than
SP	: Stack pointer	>	: Larger than
AND	: Logical product	bit address	: RAM and the special function register
OR	: Logical sum		bit specifier address (b ₀ ~ b ₇)
XOR	: Exclusive OR	code address	
1	: Addition	data	: immediate data (lo ~ l7)
_	: Substraction	relative offset	: Relative jump address offset value
_	: Multiplication		$(R_0 \sim R_7)$
î	: Division	direct address	: RAM and the special function register
(x)	: Denotes the contents of x	2	byte specifier address (a ₀ ~ a ₇)
	: Denotes the contents of address		
((x))	determined by the contents of x		
	determined by the contents of x		



MMHS 7-49-19-67 T-49-19-61 MATRA M H S

83C154/83C154D_

INSTRUCTION TABLE

	. 0	T - 2						
1	0000	0001	2 0010	3 0011	4 0100	5 0101	6 0110	7 0111
0000	NOP	AJMP address 11 (Page 0)	LJMP address 16	RR A	INC A	INC direct	INC @ RO	INC @ R1
0001		ACALL address 11 (Page 0)	LCALL address 16	RRC A	DEC A	DEC direct	DEC @ RO	DEC @ R1
2 0010		AJMP address 11 (Page 1)	RET	RLA	ADD A, # data	ADD A, direct	ADD A, @ R0	ADD A, @ R1
3 0011	JNB bit, rel	ACALL adress 11 (Page 1)	RETI	RLC A	ADDC A, # data	ADDC A, direct	ADDC A, @ R0	ADDCA, @R1
0100	JC bit, rel	AJMP address 11 (Page 2)	ORL direct, A	ORL direct, # data	ORLA, # data	ORLA, direct	ORLA, @ R0	ORLA. @R1
5 0101	JNC rel	ACALL address 11 (Page 2)	ANL direct, A	ANL direct # data	ANLA, # data	ANL A, direct	ANLA, @RO	ANLA, @R1
6 0110	JZ rel	AJMP address 11 (Page 3)	XRL direct, A	XRL direct # data	XRLA, # data	XRLA, direct	XRLA, @RO	XRLA, @R1
7 0111	JNZ rel	ACALL address 11 (Page 3)	ORLC, bit	JMP @ A+DPTR	MOVA, # data	MOV direct, # data	MOV@R0, # data	MOV@R1, # data
1000		AJMP address 11 (Page 4)	ANL C, bit	MOVC A, @ A+PC	DIVAB	MOV direct 1, direct 2	MOV direct, @ R0	MOV direct, @ R1
91001	MOV DPTR # data 16	ACALL address 11 (Page 4)	MOV bit, C	MOVCA, @A+DPTR	SUBB A, # data	SUBB A, direct	SUBB A,	SUBB A,
A 1010	ORAL C, bit	AJMP address 11 (Page 5)	MOV C, bit	INC DPTR	MULAB		MOV@RO, direct	MOV@R1, direct
B 1011	ANL C bit,	ACALL address 11 (Page 5)	CPL bit	CPLC	CJNE A, # data, rel	CJNE A, direct, rel	CJNE @ RO; # data, rel	CJNE @ R1, # data, rel
C 1100	PUSH direct	AJMP address 11 (Page 6)	CLR bit	CLR C	SWAPA	XCH A, direct	XCH A, @ R0	XCH A, @ R1
D 1101	POP direct	ACALL address 11 (Page 6)	SETB bit	SETB C	DA A	DJNZ direct, rel	XCHD A, @ RO	XCH A, @ R1
1110	MOVX A, @ DPTR	AJMP address 11 (Page 7)	MOVX A, @ R0	MOVX A, @ R1	CLRA	MOV A, direct	MOVA, @R0	MOVA, @ R1
F 1111	MOVX @ DPTR, A	ACALL address 11 (Page 7)	MOVX @ RO, A	MOVX @ R1, A	CPLA	MOV direct, A	MOV @ RO, A	MOV @R1.A
		2 DVTC						

2 BYTE 3 BYTE MNEMONIC 2 CYCLE 4 CYCLE 46E D 5868456 0000313 2 MMHS T-49-19-61

83C154/83C154D ____ MATRA M H S

N.I.	8	9	Α	В	С	D	E	F
H	1000	1001	1010	1011	1100	1101	1110	, 1 <u>111</u>
0 0000	INC RO	INC R1	INC R2	INC R3	INC R4	INC R5	INC R6	INC R7
1 0001	DEC RO	DEC R1	DEC R2	DEC R3	DEC R4	DEC R5	DEC R6	DEC R7
2	ADD A,	ADD A,	ADD A,	ADD A,	ADD A,	ADD A,	ADD A,	ADD A,
0010	R0	R1	R2	R3	R4	R5	R6	R7
3	ADDC A,	ADDC A,	ADDC A,	ADDC A,	ADDC A,	ADDC A,	ADDC A,	ADDC A,
0011	R0	R1	R2	R3	R4	R5	R6	R7
4	ORLA,	ORLA,	ORLA,	ORLA,	ORLA,	ORLA,	ORLA,	ORLA,
0100	R0	R1	R2	R3	R4	R5	R6	R7
5	ANLA,	ANLA,	ANLA,	ANLA,	ANLA,	ANLA,	ANLA,	ANLA,
0101	RO	R1	R2	R3	R4	R5	R6	R7
6	XRLA,	XRLA,	XRLA,	XRLA,	XRLA,	XRLA,	XRLA,	XRLA,
0110	RO	R1	R2	R3	R4	R5	R6	R7
7	MOV R0,	MOV R1,	MOV R2,	MOV R3,	MOV R4,	MOV R5,	MOV R6,	MOV R7,
0111	# data	# data	# data	# data	# data	# data	# data	# data
8 1000	MOV direct, R0	MOV direct, R1	MOV direct, R2	MOV direct, R3	MOV direct, R4	MOV direct, R5	MOV direct, R6	MOV direct, R7
9	SUBB A,	SUBB A,	SUBB A,	SUBB A,	SUBB A,	SUBB A,	SUBB A,	SUBB A,
1001	R0	R1	R2	R3	R4	R5	R6	R7
A	MOV R0,	MOV R1,	MOV R2,	MOV R3,	MOV R4,	MOV R5,	MOV R6,	MOV R7,
1010	direct	direct	direct	direct	direct	direct	direct	direct
B 1011	CJNE RO, # data rel	CJNE R1, # data rel	CJNE R2, # data rel	CJNE R3, # data rel .	CJNE R4, # data rel	CJNE R5, # data rel	CJNE R6, # data rel	CJNE R7, # data rel
C	XCH A,	XCH A,	XCH A,	XCH A,	XCH A,	XCH A,	XCH A,	XCH A,
1100	RO	R1	R2	R3	R4	R5	R6	R7
D	DJNZ R0,	DJNZ R1,	DJNZ R2,	DJNZ R3,	DJNZ R4,	DJNZ R5,	DJNZ R6,	DJNZ R7,
1101	rel	rel	rel	rel	rel	rel	rel	rel
E	MOVA,	MOVA,	MOVA,	MOV A,	MOV A,	MOVA,	MOVA,	MOVA,
1110	R0	R1	R2	R3	R4	R5	R6	R7
F	MOV R0,	MOV R1,	MOV R2,	MOV R3,	MOV R4,	MOVR5,	MOV R6,	MOV R7,
1111	A	A	A	A	A	A	A	



MATRA M H S

INSTRUCTION SET DETAILS

		T	IN	STR	LICT		СО			T SET DE		
MN	IEMONIC	D ₇					D_2		Do	BYTES	CYCLES	DESCRIPTION
ARITI	HMETIC OPE		TON	INS	TRU	ICTI	ONS		<u> </u>	L	L	
ADD	A,Rr	0	0	1	0	1			r.	1	1	(AC) (O)() (C) (A) . (A) . (D)
ADD	A, direct	ō	0	1	0	0	1 1	0	1	2	1	$(AC), (OV), (C), (A) \leftarrow (A) + (Rr)$ $(AC), (OV), (C), (A) \leftarrow (A)$
ADD	A, @Rr	0	0	1	0	0	1	1	r ₀	1	1	+ (direct address) (AC), (0V), (C), (A) ← (A)
ADD	A, #data	0 I ₇	0 I ₆	1 I ₅	0 I ₄	0 I ₃	1	0 I ₁	0	2	1	(AC), (0V), (C), (A) ← (A)
ADDC	A, Rr	0	0	1	1	1	r ₂	r ₁	r ₀	1	1	+ #data (AC), (0V), (C), (A) ← (A) + (C)
ADDC	A, direct	0 a ₇	0 a ₆	1 a ₅	1 a ₄	0 a ₃	1 a ₂	0 a ₁	1 a ₀	2	1	+ (Rr) (AC), (0V), (C), (A) ← (A) + (C)
ADDC	A, @Rr	ō	0	1	1	0	1	1	r _o	1	1	+ (direct address) (AC), (0V), (C), (A) ← (A) + (C) + ((Rr))
ADDC	A, #data	0 I ₇	0 I ₆	1 I ₅	1 14	0 I ₃	1 I ₂	0 I ₁	0 I ₀	2	1	$(AC), (0V), (C), (A) \leftarrow (A) + (C) + \#data$
SUBB		1	0	0	1	1	r ₂	r ₁	ro	1	1	(AC) , $(0V)$, (C) , $(A) \leftarrow (A) - (C)$ - (Rr)
SUBB	A, direct	1	0	0	1	0	1	0	1	2	1	(AC), (0V), (C), (A) ← (A) – (C) – (direct address)
SUBB	A, @Rr	1	0	0	1	0	1	1	r _o	1	1	(AC), (0V), (C), (A) \leftarrow (A) – (C) – ((Rr))
SUBB	A, #data	1	0 I ₆	0 I ₅	1	0 I ₃	1 12	0 I ₁	0	2	1	$(AC), (0V), (C), (A) \leftarrow (A) - (C)$ - #data)
MUL	AB	1	Õ	1	0	ŏ	1	0	ŏ	1	4	11.5
DIV	AB	1	0	0	0	0	1	0	0	1	4	(AC) \leftarrow (A) \times (B) (A) quotient (B) remainder \leftarrow (A)/B
DA	A	1	1	0	1	0	1	0	0	1	1	When the contents of accumulator bits 0 thru 3 are greater than 3, or when auxiliary carry (AC) is 1, 6 added to bits 0 thru 3. Bits 4 thru 7 are then examined and when bits 4 thru 7 following compensation of lower bits 0 thru 3 is greater than 9, or when carry (C) is 1, 6 added to bits 4 thru 7. As a result, the carry flag can be set, but cannot be cleared.
CLB	MULATOR O											
CLR	A	1_		1_	0	0_	1_	0	0	1	1	(A) ← 0
CPL	A	1	1_	1_	1	0	1_	0	0	1	1	$(A) \leftarrow (\overline{A})$
RL	A	0	0	1	0	0	0	1	1	1	1	Accumulator C +
RLC	A	0	0	1	1	0	0	1	1	1	1	Accumulator 7 0





46E D 5868456 0000315 6 MMHS T- 49-19-07 T- 49-19-6/ 83C154/83C154D MATRA M H S

					INS	TRU	ICTI	ON	SET	DETAIL	s (CONT.)	
	EMONIC				JCT					BYTES	CYCLES	DESCRIPTION
		D_7	D ₆		D_4				D_0			DECOMM MORE
RR	Α	0	0	0	0	0	0	1	1	1	1	Accumulator C 7 0
RRC	Α	0	0	Ó	1	0	0	1	1	1	1	Accumulator C
SWAP	A	1	1	0	0	0	1	0	0	1	1	$(A_3 - 0) \leftarrow (A_7 - 4)$
	EMENT/DEC	RE	MEN	IT.							,	
INC	Α	0	0	0	0	0	1	0	0	1	11	(A) ← (A) + 1
INC	Rr	0	0	0	0	1	r ₂	r ₃	r _{o_}	1	1	(Rr) ← (Rr) + 1
INC	direct	0 a ₇	0 a ₆	0 a ₅	0 a₄	0 a ₃	1 a ₂	0 a ₁	1 a ₀	2	1	(direct address) ← (direct address) + 1
INC	@Rr	0	0	0	0	0	1	1	ro	1	1	((Rr)) ← ((Rr)) + 1
INC	DPTR	1	0	1	0	0	0	1	_1_	1	2	(DPTR) ← (DPTR) + 1
DEC	Α	0	0	0	1	0	1	0	0	1	1	$(A) \leftarrow (A) - 1$
DEC	Rr	0	0	0	1	1	Γ ₂	r_1	ro	1	1	(Rr) ← (Rr) − 1
DEC	direct	0 a ₇	0 a ₆	0 a ₅	1 a₄	0 a ₃	1 a ₂	0 a₁	1 a₀	2	1	(direct address) ← (direct address) – 1
DEC	@Rr	0	Ŏ	ō	1	ō	1	1	ro	1	1	$((Rr)) \leftarrow ((Rr)) - 1$
LOGI	CAL OPERA	TIO	II N	VST	RUC	CTIC	NS			•		
ANL	A, Rr	0	1	0	1	1	r ₂	r ₁	r _{o_}	1	1	(A) ← (A) AND (Rr)
ANL	A, direct	0 a ₇	1 a ₆	0 a ₅	1 a ₄	0 a ₃	1 a ₂	0 a,	1 a ₀	2	1	(A) ← (A) AND (direct address)
ANL	A, @Rr	0	1	0	1	0	1	1	ro	1	1	(A) ← (A) AND (Rr)
ANL	A,#data	0 I ₇	1 1 ₆	0 I ₅	1	0 l ₃	1 2	0	0 l ₀	2	1	(A) ← (A) AND #data
ANL	direct, A	0 a ₇	1 a ₆	0 a ₅	1 a₄	0 a ₃	0 a ₂	1 a ₁	0 a ₀	2	1	(direct address) ← (direct address) AND (A)
ANL	direct, #data		1 a ₆	0 a ₅ l ₅	1 a ₄ I ₄	0 a ₃ l ₃	0	1 a ₁	1 a ₀ I ₀	3	2	(direct address) ← (direct address) AND #data
ORL	A, Rr	0	1	0	0	1	r ₂	r ₁	ro	. 1	1	(A) ← (A) OR (Rr)
ORL	A, direct	0 a ₇	1 a ₆	0 a ₅	0 a ₄	0 a ₃	1	0 a ₁	1 a ₀	2	1	(A) ← (A) OR (direct address)
ORL.	A, @Rr	O	1	Ő	0	0	1	1	ro	1	1	(A) ← (A) OR ((Rr))
ORL	A, #data	0 1 ₇	1 I ₆	0 I ₅	0 I ₄	0 l ₃	1 2	0 I ₁	0 1 ₀	2	1	(A) ← (A) OR #data



_ 83C154/83C154D _____ MATRA M H Z

		. —					_			DETAIL	0 (00111.	,
	EMONIC	D ₇			UCT D ₄			DE D ₁		BYTES	CYCLES	DESCRIPTION
ORL	direct, A	0 a ₇	1 a ₆	0 a ₅	0 a₄	0 a ₃	0 a ₂	1 _a ₁	0 a ₀	2	1	(direct address) ← (direct address) OR (A)
ORL	direct, #data	0 a ₇ I ₇	1 a ₆ I ₆	0 a ₅ I ₅	0 a ₄ I ₄	0 a ₃ l ₃	0 a ₂ l ₂	1 a ₁	1 a ₀ l ₀	3	2	(direct address) ← (direct address OR #data
XRL	A, Rr	0	1	1	0	1	r ₂	r ₁	ro	1	1	(A) ← (A) XOR (Rr)
	A, direct	0 a ₇	1 a ₆	1 a ₅	0 a ₄	0 a ₃	1 a ₂	0 a ₁	1 a ₀	2	1	(A) ← (A) XOR (direct address)
	A, @Rr	0	_ 1	1	0	0	1	1	ro	1	1	(A) ← (A) XOR ((Rr))
XRL	A, #data	0 1 ₇	1 1 ₆	1 1 ₅	0 I ₄	0 I ₃	1 2	0	0 I ₀	2	1	(A) ← XOR #data
	direct, A	0 a ₇	1 a ₆	1 a ₅	0 a₄	0 a ₃	0 a ₂	1 a ₁	0 a ₀	2	1	(direct address) ← (direct address) XOR (A)
	direct, #data	0 a ₇	1 a ₆	1 a ₅	0 a₄	0 a ₃	0 a ₂	1 a ₁	1 a ₀	3	2	(direct address) ← (direct address) XOR #data
IMMED	IATE DATA	17	₆		IA INC		₂	11	10.1			
MOV	A, #data	0	1 	1 15	1 14	0	1	0	0	2	1	(A) ← #data
MOV	Rr, #data	0 I ₇	1 1 1 ₆	15 1 1 ₅	1 14	₃ 1 ₃			l _o r _o l _o	2	1	(Rr) ← #data
	direct, ← data	0 a ₇	1 a ₆	1 a ₅ l ₅	1 a ₄ l ₄	0 a ₃	1 a ₂ l ₂	0 a ₁	1 a ₀	3	2	(direct address) ← #data
	@Rr, #data	0 a ₇	1 a ₆	1 a ₅	1 a ₄	0 a ₃	1 a ₂	1 a ₁	r _o	2	1	(Rr) ← #data
	DPTR, #data 16	1 I ₁₅ I ₇	0	0	1 ₁₂ ₄	0	0	0 l ₉	0 ₈ ₀	3	2	(DPTR) ← #data 16
CARRY	FLAG OP	ERA	TĬŌ	N II	VST	RUC	TIO	NS	-0 1			
	С	1	1	0	0	0	0	1	1 [1	1	(C) ← 0
SETB	С	1	1	0	1	0	0	1	1	1	1	(C) ← 1
CPL (С	1	0	1	1	0	0	1	1	1	1	(C) ← (C)
	C, bit	1 b ₇	0 b ₆	0 b ₅	0 b ₄	0 b ₃	0 b ₂	1 b ₁	0 b ₀	2		(C) ← (C) AND (bit address)
	C,/bit	1 b ₇	0 b ₆	1 b ₅	1	0	0 b ₂	0	0 b ₀	2	2	(C) ← (C) AND (bit address)
	C, bit	0 b ₇ _	1 b ₆		1 b ₄	0 b ₃	0 b ₂	1 b ₁	0 b ₀	2	2	(C) ← (C) OR (bit address)
	C,/bit	1 b ₇	0 b ₆	1 b ₅	0 b ₄	0	0	0 b ₁	0 b ₀	2	2	(C) ← (C) OR (bit address)
	C, bit	1 b ₇	0 b ₆		0 b ₄	0 b ₃ _	0 b ₂	1 b ₁	0 b ₀	2	1	(C) ← (bit address)
MOV t	bit, C	1 b ₇	0 b ₆	0 b ₅	1 b ₄	0 b ₃ _	0 b ₂	1	0 b ₀	2	2	(bit address) ← (C)



NAN I	EMONIO		INS	STR	UCT	ION	СО	DE		BYTES	CYCLES	DESCRIPTION
LIVIN	EMONIC	D_7	D ₆	D ₅	D_4	D_3	D_2	D_1	D_0	DITES	CICLES	DESCRIPTION
BIT OF	PERATION IN	ISTF	IUC.	101	18							
SETB	bit	1	1	0	1	0	0	1	0	2	1	(bit address) ← 1
		b ₇	b ₆	b ₅	b ₄	b_3	b ₂	b_1	_b ₀			
CLR	bit	1	1	0	0	0	0	1	0	2	1	(bit address) ← 0
<u></u>		b ₇	b ₆	b ₅	b ₄	<u>b</u> 3	b ₂	b ₁	b ₀			
CPL	bit	1	0	1	_1	0	0	.1	0	2	1	(bit address) ← (bit address)
		b ₇	b ₆	b ₅	b ₄	b ₃	b ₂	b_1	b ₀		<u> </u>	
$\overline{}$	TRANSFER I	,		CTIC						r		
MOV	A, Rr	1	_1_	_1_	0	1	r ₂	r_{\perp}	r_0	1	1	(A) ← (Rr)
MOV	A, direct	1	1	1	0	0	1	0	1	2	1	(A) ← (direct address)
		a ₇	_a ₆ _	a ₅	a ₄	a_3	a_2	a_1	a ₀			
MOV	A, @Rr	1	1	1_	0	_0_	1_	1	r _o	1	1	(A) ← ((Rr))
MOV	Rr, A	1	_1_	_1_	_1_	1	r ₂	<u></u>	r_0	11	1	(Rr) ← (A)
MOV	Rr, direct	1	0	1	0	1	r_2	r ₁	r_0	2	2	(Rr) ← (direct address)
		a ₇	a ₆	a ₅	a ₄	a_3	a_2	a ₁	a_0			
MOV	direct, A	1	1	1	1	0	1	0	1	2	1	(direct address) ← (A)
		a ₇	a ₆	a ₅	a ₄	a_3	a_2	aı	a_0			
MOV	direct, Rr	1	0	0	0	1	r_2	r ₁	ro	2	2	(direct address) ← (Rr)
1.0		a ₇	a ₆	a ₅	a ₄	a_3	a ₂	a ₁	a ₀		_	
MOV	direct 1,	1	0	0	0	Õ	1	0	1	3	2	(direct address 1) ← (direct
ł	direct 2	a ²	a ₆ ²	aş	a 2	a ²	a²		a ₀ 2			address 2)
		a 1	a ₆	a 1	a ₄	a ₃	a ₂	a¹	a ₀		•	
MOV	direct, @Rr	1	0	0	0	0	1	1	ro	2	2	(direct address) ← ((Rr))
		a ₇	a_6	a_5	a_4	a_3	a_2	a ₁	a_0			
MOV	@Rr, A	1	1_	_1_	_1_	0	1_	1	ro	1	1	((Rr)) ← (A)
MOV	@Rr, direct	1	0	1	0	0	1	1	ro	2	2	((Rr)) ← (direct address))
L		a _z		a ₅			a_2	a ₁	a _o			
	TANT CODE	·		CTI	<u>ONS</u>							
MOVC	A, @A	1	0	0	1	0	0	1	1	1	2	(A) ← ((A) + (DPTR))
	+ DPTR											
MOVC	A, @A + PC	1	0	0	0	0	0	1	1	1	2	(PC) ← (PC) + 1
L		<u> </u>								l	L	(A) ← ((A) + (PC))
	EXCHANGE											<u> </u>
XCH	A, Rr	1	1	0	0	_1_	r ₂	r ₁	_r _{o_}	11	11	(A) (Rr)
XCH	A, direct	1	1	0	0	0	1	0	1	2	1	(A) (direct address)
	- <u></u>	a ₇							a_0		ļ	
XCH	A, @Rr	1	1	0	0	0	_1_	1	ro	1	11	(A) ((Rr))
[XCHD]	A, @Rr	1	1	0	1_	0	1_	1	r _o	1	1	$(A_0 \sim 3)$ $((Rr_0 \sim 3))$



T-49-19-07 T-49-19-61

. 83C154/83C154D _____ MATRA M H S

MM	IEMONIC				UC.					BYTES	CYCLES	DESCRIPTION
SUBR	OUTINE INS	TRII	CTIO	_ <u>D</u> 5	D ₄	D ₃	D ₂	D ₁	D ₀			DECOM NOW
PUSH	direct	1			0	0	0	0	0	2	2	(SP) ← (SP) + 1
		a ₇	a_6	a ₅	a ₄	-	-	-		-	-	((SP)) ← (direct address)
POP	direct	1	1	0	1	0	0	0	0	2	2	(direct address) ← ((SP))
ACALL		a ₇			a ₄							(SP) ← (SP) – 1
ACALL	addr 11	A ₁₀	A ₉	A ₈	1	0	0	0	1 A ₀	2	2	(PC) ← (PC) + 2
]		~	~ 6	^5	Α4	Аз	A ₂	Α1	A ₀			$(SP) \leftarrow (SP) + 1$ $((SP)) \leftarrow (PC_0 \sim 7)$
												$ (SP) \leftarrow (SP) \leftarrow (SP) + 1$
												$((SP)) \leftarrow (PC_8 \sim _{15})$
LCALL	addr 16	-			-						ļ <u>. </u>	$ (PC_0 \sim {}_{10}) \leftarrow A_0 \sim {}_{10}$
LOALL	addi 16	0	_	Ο Δ	1 Δ	Ο	0	1	0 A ₈	3	2	(PC) ← (PC) + 3
		A ₇	A ₆	A ₅	A ₄	A	A ₂	A₁	A ₈			$(SP) \leftarrow (SP) + 1$ $((SP)) \leftarrow (PC_0 \sim _7)$
į		'	٠	J	7	3		,	0			((SP) ← (SP) + 1
		1										$((SP)) \leftarrow (PC_8 \sim _{15})$
RET		0		_			_			-:		$(PC_0 \sim _{15}) \leftarrow A_0 \sim _{15}$
11.		"	0	1	0	0	0	1	0	1	2	$(PC_8 \sim _{15}) \leftarrow ((SP))$
												$ \begin{array}{l} (SP) \leftarrow (SP) - 1 \\ (PC_0 \sim 7) \leftarrow ((SP)) \end{array} $
<u> </u>		<u> </u>										(SP) ← (SP) – 1
RETI		0	0	1	1	0	0	1	0	1	2	$(PC_8 \sim _{15}) \leftarrow ((SP))$
												(SP) ← (SP) – 1
												$(PC_0 \sim 7) \leftarrow ((SP))$
JUMP	INSTRUCTIO	วทร						_				(SP) ← (SP) – 1
AJMP	addr 11	A ₁₀	A ₉	A ₈	0	0	0	0	1	2	2	(PC) ← (PC) + 2
1 1145	- 11 10	A ₇	A ₆	<u>A</u> 5	A ₄	A ₃	A_2	A ₁	_A ₀			$(PC_0 \sim {}_{10}) \leftarrow A_0 \sim {}_{10}$
LJMP	addr 16								0	3	2	$(PC_0 - {}_{15}) \leftarrow A_0 - {}_{15}$
		A ₇	A14 Ae	A ₁₃	A ₁₂ A ₄	A ₁₁	A ₁₀	A ₉	A ₈ A ₀			
SJMP	rel	1	0	0	0	0	0	0	0	2	2	(PC) ← (PC) + 2
		R ₇	R_6	R_5	R_4	R ₃	R_2	R_1	Ř,	-	_	$(PC) \leftarrow (PC) + \text{relative offset}$
JMP	@A + DPTR	0	1	1	1	0	0	1_	1	1	2	(PC) ← (A) + (DPTR)
CINE	CH INSTRUC A, direct, rel	TIOI										
COINE	A, direct, rei		0	1	1	0	1	0	1	3	2	(PC) ← (PC) + 3
		R ₇	Re	as Re	a₄ R₄	ag Ra	a₂ R₂	a ₁ R.	a ₀ R ₀			IF (A) ≠ (direct address) THEN
		′	Ů	J		3	2	,	0			(PC) ← (PC) + relative offset
												IF (A) < (direct address)
									- 1			THEN
												(C) ← 1 ELSE
									- 1			(C) ← 0
CJNE	A, #data, rel	1	0	1	1	0	1	0	0	3	2	(PC) ← (PC) + 3
		17	l ₆	l ₅	14	l ₃	l ₂	1,	l ₀			IF (A) ≠ #data
		Π7	Н6	H ₅	R_4	H ₃	H ₂	H ₁	H ₀			THEN
											1	(PC) ← (PC) + relative offset IF (A) < #data
												THEN
												(C) ← 1
										ŀ		ELSE
									L			(C) ← 0



					INS	IHU	CII	ON	SEI	DETAIL	S (CONT.)	·
MN	EMONIC	D ₇	INS D ₆		JCT D ₄				Do	BYTES	CYCLES	DESCRIPTION
CJNE	Rr, #data, rel	1 I ₇ R ₇	0 I ₆ R ₆	1 5	1 1 ₄	1	r ₂	r ₁	ro lo Ro	3	2	(PC) ← (PC) + 3 IF ((Rr)) ≠ #data THEN (PC) ← (PC) + relative offset IF ((Rr)) < #data THEN (C) ← 1 ELSE (C) ← 0
CJNE	@Rr, #data, rel	1 I ₇ R ₇	0 I ₆ R ₆	1 I ₅ R ₅	1 I ₄ R ₄	0 I ₃ R ₃	1 I ₂ R ₂	1 I ₁ R ₁	ro-oRo	3		(PC) ← (PC) + 3 IF ((Rr)) ≠ #data THEN (PC) ← (PC) + relative offset IF ((Rr)) < #data THEN (C) ← 1 ELSE (C) ← 0
DJNZ	Rr, rel	1 R ₇	1 R ₆	0 R ₅	1 R ₄	1 R ₃	r ₂ R ₂	r ₁ R ₁	r _o R _o	2	2	(PC) ← (PC) + 2 (Rr) ← (Rr) − 1 IF (Rr) > 0 or (Rr) < 0 THEN (PC) ← (PC) + relative offset
DJNZ	direct, rel	1 a ₇ R ₇	1 a ₆ R ₆	0 a ₅ R ₅	1 a₄ R₄	0 a ₃ R ₃	1 a ₂ R ₂	0 a ₁ R ₁	1 a₀ R₀	3	2	(PC) ← (PC) + 3 (direct address) ← (direct address) – 1 IF (direct address) ≠ 0 THEN (PC) ← (PC) + relative offset
JZ	rel	O R ₇	1 R ₆	1 R ₅	0 R ₄	0 R ₃	0 R ₂	0 R ₁	0 R₀	2	2	(PC) ← (PC) + 2 IF (A) ≠ 0 THEN (PC) ← (PC) + relative offset
JNZ	rel	0 R ₇	1 R ₆	1 R ₅	1 R ₄	0 R ₃	0 R ₂	0 R ₁	0 R₀	2	2	(PC) ← (PC) + 2 IF (A) ≠ 0 THEN (PC) ← (PC) + relative offset
JC	rel	0 R ₇	1 R ₆	0 R ₅	0 R₄	0 R ₃	0 R ₂	O R ₁	O R _o	2	2	(PC) ← (PC) + 2 IF (C) = 1 THEN (PC) ← (PC) + relative offset
JNC	rel	0 R ₇	1 R ₆	0 R ₅	1 R ₄	0 R ₃	0 R ₂	O R ₁	0 R₀	2	2	(PC) ← (PC) + 2 IF (C) = 0 THEN (PC) ← (PC) + relative offset
JB	bit, rel	0 b ₇ R ₇	0 b ₆ R ₆	1 b ₅ R ₅	0 b ₄ R ₄	0 b ₃ R ₃	0 b ₂ R ₂	0 b ₁ R ₁	0 b _o R _o	3	2	(PC) ← (PC) + 3 IF (bit address) = 1 THEN (PC) ← (PC) + relative offset
JNB	bit, rel	0 b ₇ R ₇		1 b ₅ R ₅	1 b₄ R₄	0 b ₃ R ₃		0 b ₁ R ₁	0 b _o R _o	3	2	(PC) ← (PC) + 3 IF (bit address) = 0 THEN (PC) ← (PC) + relative offset
JBC	bit, rel	0 b ₇ R ₇	0 b ₆ R ₆	0 b ₅ R ₅	1 b₄ R₄	0 b ₃ R ₃		0 b ₁ R ₁	0 b ₀ R ₀	3	2	(PC) ← (PC) + 3 IF (bit address) = 1 THEN (bit address) ← 0 (PC) ← (PC) + relative offset



46E D 3 5868456 0000320 T MMHS 7-49-19-07

83C154/83C154D MATRA M H S

MNEMONIC		INS	STR	UCT	ION	CO	DE		21/220		
	D_7	D_6	D ₅	D_4	D_3	D_2	D ₁	Do	BYTES	CYCLES	DESCRIPTION
EXTERNAL MEMO	RYI	NST	RUC	TIO	NS						<u> </u>
MOVX A, @Rr	1	1	1	0	0	0	1	ro	1	2	(A) ← ((Rr)) EXTERNAL RAM
MOVX A, @DPTR	1	1	1	0	0	0	0	0	1	2	(A) ← ((DPTR)) EXTERNAL RAM
MOVX @Rr, A	1	1	1	1	0	0	1	r _o	1	2	(Rr) ← (A) EXTERNAL RAM
MOVX @DPTR, A	1	1	1	1	0	0	0	0	1	2	((DPTR)) ← (A) EXTERNAL
OTHER INSTRUCTI	ONS	3							<u> </u>	L	T 1 IV-MAI
NOP	0	0	0	0	0	0	0	0	1	1	(PC) ← (PC) + 1



T-49-19-61 MATRA M H S

__ 83C154/83C154D __

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS*

*NOTICE: Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability

DC CHARACTERISTICS

(TA = -40 °C to 85 °C ; VCC = 5 V \pm 10 % ; VSS = 0 V ; F = 0 to 16 MHz)

SYMBOL	PARAMETER	MIN	MAX	UNIT	TEST CONDITIONS
VIL	Input Low Voltage	- 0.5	0.2 VCC - 0.1	٧	
VIH	Input High Voltage (Except XTAL and RST)	0.2 VCC + 0.9	VCC + 0.5	٧	
VIH1	Input High Voltage (RST and XTAL1)	0.7 VCC	VCC + 0.5	V	
VOL	Output Low Voltage (Ports 1, 2, 3)		0.45	٧	IOL = 1.6 mA (note 3)
VOL1	Output Low Voltage Port 0, ALE, PSEN		0.45	V	IOL = 3.2 mA (note 3)
VOH	Output High Voltage Ports 1, 2, 3	0.9 VCC		٧	IOH = - 10 μA
		0.75 VCC		V	IOH = 25 μA
		2.4		. V	IOH = - 60 μA VCC = 5 V ± 10 %
VOH2	Output High Voltage Port 1, 2, 3 IZC = 1	0.75 VCC		٧	IOH = – 2.5 μA
VOH1	Output High Voltage (Port 0	0.9 VCC		٧	IOH = - 80 μA
	(Port 0, ALE, PSEN)	0.75 VCC		٧	IOH = - 300 μA
!		2.4		٧	IOH = - 800 μA VCC = 5 V ± 10 %
IIL	Logical 0 Input Current Ports 1, 2, 3		C - 50 I - 60	μA	Vin = 0.45 V
ILI	Input Leakage Current (Port 0, EA)		± 10	μA	0.45 < Vin < VCC
ITL	Logical 1 to 0 Transition Current (Ports 1, 2, 3)		- 650	μΑ	Vin = 2.0 V
IPD	Power Supply Current (Power Down Mode)		50	μΑ	VCC = 2.0 V to 5.5 V (note 2)
RRST	RST Pulldown Resistor	50	150	kΩ	1 12
CIO	Capacitance of I/O Buffer		10	pF	f _C = 1 MHz, T _A = 25°C
ICC	Power supply current Active mode 16 MHz Idle mode 16 MHz		32 9	mA mA	(notes 1, 2)

Note 1:

ICC max is given by :

Active mode : ICCMAX = 2 x FREQ + 4 Idle Mode : ICCMAX = 0.5 x FREQ + 2 where FREQ is the external oscillator frequency in MHz. ICCMAX is given in mA. See *figure 1*. See *figures 2 through 5* for ICC test conditions.



ZHMM E 55E0000 J248J85 🖾 (3J4

DC CHARACTERISTICS (AUTOMOTIVE)

DO OTIATIACTEMISTICS (AUTOMOTIVE)	
$T_{A} = 40^{\circ}C \text{ to } + 125^{\circ}C \cdot VCC = 5 \text{ V} + 10.9 \text{ · VCC}$,

 $(T_A = -40^{\circ}C \text{ to } + 125^{\circ}C \text{ ; VCC} = 5 \text{ V} \pm 10 \text{ % ; VSS} = 0 \text{ V})$

SYMBOL	PARAMETER	MIN	MAX	UNIT	TEST CONDITIONS
VIL	Input Low Voltage	- 0.5	0.2 VCC - 0.1	٧	
VIH	Input High Voltage (Except XTAL and RST)	0.2 VCC + 0.9	VCC + 0.5	٧	
VIH1	Input High Voltage (RST and XTAL1)	0.7 VCC	VCC + 0.5	٧	
VOL	Output Low Voltage (Ports 1, 2, 3)		0.45	٧	IOL = 1.6 mA (note 3)
VOL1	Output Low Voltage Port 0, ALE, PSEN		0.45	٧	IOL = 3.2 mA (note 3)
VOH	Output High Voltage Ports 1, 2, 3	0.9 VCC		٧	IOH = - 10 μA
		0.75 VCC		V	IOH = 25 μA
		2.4		V	IOH = - 60 μA VCC = 5 V ± 10 %
VOH1	Output High Voltage (Port 0	0.9 VCC		٧	IOH = 80 μA
	(Port 0, ALE, PSEN)	0.75 VCC		٧	IOH = 300 μA
		2.4		V	IOH = - 800 μA VCC = 5 V ± 10 %
VOH2	Output High Voltage Port 1, 2, 3 IZC ≈ 1	0.75 VCC		V	IOH = − 2.5 μA
IIL	Logical 0 Input Current Ports 1, 2, 3		– 75	μΑ	Vin = 0.45 V
ILI	Input Leakage Current (Port 0, EA)		± 10	μΑ	0.45 < Vin < VCC
ITL	Logical 1 to 0 Transition Current (Ports 1, 2, 3)		- 750	μA	Vin = 2.0 V
IPD	Power Supply Current (Power Down Mode)		75	μА	VCC = 2.0 V to 5.5 V (note 2)
RRST	RST Pulldown Resistor	50	150	kΩ	
CIO	Capacitance of I/O Buffer		10	pF	f _C = 1 MHz, T _A = 25°C
ICC	Power supply current Active mode 12 MHz Idle mode 12 MHz		28 8	mA mA	(notes 1, 2)
ote 2 :		Note	2 .		

ICC is measured with all output pins disconnected; XTAL1 driven with TCLCH, TCHCL = 5 ns, VIL = VSS + .5 V, VIH = VCC - .5 V; XTAL2 N.C.; EA = RST = Port 0 = VCC. ICC would be slightly higher if a crystal oscillator is used. Idle ICC is measured with all output pins disconnected; XTAL1 driven with TCLCH, TCHCL = 5 ns, VIL = VSS + .5 V, VIH = VCC - .5 V; XTAL2 N.C.; Port 0 = VCC; EA = RST = VSS.

Power Down ICC is measured with all output pins disconnected; EA = PORT 0 = VCC; XTAL2 N.C.; RST = VSS.

Note 3:

Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the VOLS of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus operations. In the worst cases (capacitive loading 100 pF), the noise pulse on the ALE line may exceed 0.45 V with maxi VOL peak 0.6 V.A Schmitt Trigger use is not necessary.








Figure 1: ICC vs. Frequency. Valid only within frequency specifications of the device under test.




Figure 2: ICC Test Condition, Idle Mode. All other pins are disconnected.




Figure 3: ICC Test Condition, Active Mode. All other pins are disconnected.




Figure 4 : Clock Signal Waveform for ICC Tests in Active and Idle Modes. TCLCH = TCHCL = 5 ns.




Figure 5: ICC Test Condition, Power Down Mode. All other pins are disconnected.



T-49-19-07 T-49-19-61

_ 83C154/83C154D _

MATRA M H S

EXTERNAL CLOCK DRIVE CHARACTERISTICS (XTAL1)

SYMBOL	PARAMETER		E CLOCK to 16 MHz	UNIT
STWIDOL	T Allama tart	MIN	MAX	
1/TCLCL	Oscillator Frequency	62.5		ņs
TCHCX	High Time	20		ns
TCLCX	Low Time	20		ns
TCLCH	Rise Time		20	ns
TCHCL	Fall Time		20	ns

^{*83}C154-1/80C154-1 versions only.

EXTERNAL PROGRAM MEMORY CHARACTERISTICS

A.C. PARAMETERS :

 $TA = 0^{\circ}C + 70^{\circ}C \; ; \; V_{SS} = 0 \; V \; ; \; V_{CC} = 5 \; V \pm 10 \; \% \; (commercial).$ $TA = -40^{\circ}C + 85^{\circ}C \; ; \; V_{SS} = 0 \; V \; ; \; V_{CC} = 5 \; V \pm 10 \; \% \; (industrial).$

(Load Capacitance for port 0, ALE, and PSEN = 100 pf; Load Capacitance for All Other Outputs = 80 pf).

SYMBOL	PARAMETER	MIN	MAX	UNIT
TLHLL	ALE Pulse Width	2TCLCL-40		ns
TAVLL	Address Valid to ALE	TCLCL-40		ns
TLLAX	Address Hold After ALE	TCLCL-35		ns
TLLIV	ALE to Valid Instr in		4TCLCL-100	ns
TLLPL	ALE to PSEN	TCLCL-40		ns
TPLPH	PSEN Pulse Width	3TCLCL-45		ns
TPLIV	PSEN to Valid Instr in		3TCLCL-105	ns
TPXIX	Input Instr Hold After PSEN	0		ns
TPXIZ	Input Instr Float After PSEN		TCLCL-15	ns
TPXAV	PSEN to Address Valid	TCLCL-8		ns
TAVIV	Address to Valid Instr in		5TCLCL-105	ns
TPAZ	PSEN Low to Address Float		10	ns
TRLRH	RD Pulse Width	6TCLCL-100		ns
TWLWH	WR Pulse Width	6TCLCL-100		ns
TLLAX	Data Address Hold After ALE	TCLCL-35		ns
TRLDV	RD to Valid Data in		5TCLCL-165	ns
TRHDX	Data Hold After RD	0		ns
TRHDZ	Data Float After RD		2TCLCL-70	ns
TLLDV	ALE to Valid Data in		8TCLCL-150	ns
TAVDV	Address to Valid Data in		9TCLCL-165	ns
TLLWL	ALE to WR or RD	3TCLCL-50	3TCLCL+50	ns
TAVWL	Address to WR or RD	4TCLCL-130		ns
TQVWX	Data Valid to WR Transition	TCLCL-60		ns
TQVWH	Data Setup to WR High	7TCLCL-150		ns
TWHQX	Data Hold After WR	TCLCL-50		ns
TRLAZ	RD Low to Address Float	·	0	ns
TWHLH	RD or WR High to ALE High	TCLCL-40	TCLCL+40	ns



46E D ■ 5868456 0000325 9 ■MMHS 7-49-19-61

_ 83C154/83C154D _

MATRA M H S


AC PARAMETERS :

TA = -40°C to + 125°C; $V_{SS} = 0 \text{ V}$; $V_{CC} = 5 \text{ V} \pm 10 \text{ % (Automotive)}$

SYMBOL	PARAMETER	MIN	MAX	UNIT
TLHLL	ALE Pulse Width	2TCLCL-55		ns
TAVLL	Address Valid to ALE	TCLCL-70		ns
TLLAX	Address Hold After ALE	TCLCL-35		ns ns
TLLIV	ALE to Valid Instr in		4TCLCL-115	ns
TLLPL	ALE to PSEN	TCLCL-55		ns
TPLPH	PSEN Pulse Width	3TCLCL-60		ns
TPLIV	PSEN to Valid Instr in		3TCLCL-120	ns
TPXIX	Input Instr Hold After PSEN	0		ns
TPXIZ	Input Instr Float After PSEN		TCLCL-40	ns
TPXAV	PSEN to Address Valid	TCLCL-8		ns
TAVIV	Address to Valid Instr in		5TCLCL-120	ns
TPAZ	PSEN Low to Address Float		25	ns
TRLRH	RD Pulse Width	6TCLCL-100		ns
TWLWH	WR Pulse Width	6TCLCL-100		ns
TLLAX	Data Address Hold After ALE	TCLCL-50	3	ns
TRLDV	RD to Valid Data in		5TCLCL-185	ns
TRHDX	Data Hold After RD	0		ns
TRHDZ	Data Float After RD		2TCLCL-85	ns
TLLDV	ALE to Valid Data in		8TCLCL-170	ns
TAVDV	Address to Valid Data in		9TCLCL-185	ns
TLLWL	ALE to WR or RD	3TCLCL-65	3TCLCL+65	y ns
TAVWL	Address to WR or RD	4TCLCL-145		ns
TQVWX	Data Valid to WR Transition	TCLCL-75		пѕ
TQVWH	Data Setup to WR High	7TCLCL-150		ns
TWHQX	Data Hold After WR	TCLCL-65		ns
TRLAZ	RD Low to Address Float		0	ns
TWHLH	RD or WR High to ALE High	TCLCL-65	TCLCL+65	ns



83C154/83C154D _____ MATRA M. H. S.






T-49-19-07 T-49-19-61

... 83C154/83C154D

- MATRA M H S

AC TESTING INPUT/OUTPUT, FLOAT WAVEFORMS




AC inputs during testing are driven at V_{CC} - 0.5 for a logic "1" and 0.45 V for a logic "0". Timing measurements are made at VIH min for a logic "1" and VIL max for a logic "0". For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded VOH/VOL level occurs. I_{CC} lovel occurs. I_{CC} lovel occurs. I_{CC} mA.

SERIAL PORT TIMING - SHIFT REGISTER MODE

SYMBOL	PARAMETER	MIN	MAX	UNIT
TXLXL	Serial Port Clock Cycle Time	12TCLCL		μs
TQVXH	Output Data Setup to Clock Rising Edge	10TCLCL-133		ns
TXHQX	Output Data Hold after Clock Rising Edge	2TCLCL-117		ns
TXHDX	Input Data Hold after Clock Rising Edge	0		ns
TXHDV	Clock Rising Edge to Input Data Valid		10TLCL-133	ns

SHIFT REGISTER TIMING WAVEFORMS



EXPLANATION OF THE AC SYMBOLS

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for

Example:

TAVLL = Time for Address Valid to ALE low. TLLPL = Time for ALE low to PSEN low.

- A: Address.
- C : Clock.
- D : Input data.
- H: Logic level HIGH.
- 1 : Instruction (program memory contents).
- L: Logic level LOW, or ALE.
- P : PSEN.


- Q: Output data.
- R: READ signal.
- T: Time.
- V : Valid.
- W: WRITE signal.
- X: No longer a valid logic level.
- Z: Float.



_ 83C154/83C154D _

MATRA M H S

CLOCK WAVEFORMS



This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though (T_A = 25°C, fully loaded) RD and WR propagation delays are approximately 50 ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.



日本の本文をあるとのなるとのできます。 これでは、日本の本文を記されている。 (commercial only)

