

Half-Duplex iCoupler[®] Isolated RS-485 Transceiver

ADM2483

FEATURES

RS-485 transceiver with electrical data isolation Complies with ANSI TIA/EIA RS-485-A-1998 and ISO 8482:1987(E)

500 kbps data rate

Slew rate-limited driver outputs Low power operation: 2.5 mA max Suitable for 5 V or 3 V operation (V_{DD1})

High common-mode transient immunity: >25 kV/μs

True fail-safe receiver inputs

Glitch-free power-up/-down protection

256 nodes on bus

Thermal shutdown protection

Safety and regulatory approvals:

UL recognition: 2500 V_{RMS} for 1 minute per UL 1577

CSA Component Acceptance Notice #5A

VDE Certificate of Conformity

DIN EN 60747-5-2 (VDE 0884 Rev. 2): 2003-01

DIN EN 60950 (VDE 0805): 2001-12; EN 60950: 2000

 $V_{IORM} = 560 V peak$

Operating temperature range: -40°C to +85°C

APPLICATIONS

Low power RS-485/RS-422 networks Isolated interfaces Building control networks Multipoint data transmission systems

GENERAL DESCRIPTION

The ADM2483 differential bus transceiver is an integrated, galvanically isolated component designed for bidirectional data communication on balanced, multipoint bus transmission lines. It complies with ANSI TIA/EIA RS-485-A and ISO 8482:1987(E). Using Analog Devices' *i*Coupler® technology, the ADM2483 combines a 3-channel isolator, a 3-state differential line driver, and a differential input receiver into a single package. The logic side of the device is powered with either a 5 V or 3 V supply, while the bus side uses a 5 V supply only.

The ADM2483 is slew-limited to reduce reflections with improperly terminated transmission lines. The controlled slew rate limits the data rate to 500 kbps. The device's input impedance is 96 k Ω , allowing up to 256 transceivers on the bus. Its driver has an active-high enable. The driver differential

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

outputs and receiver differential inputs are connected internally to form a differential I/O port. When the driver is disabled or when $V_{\rm DD1}$ or $V_{\rm DD2}$ = 0, this imposes minimal loading on the bus. An active-high receiver disable, which causes the receive output to enter a high impedance state, is provided as well.

The receiver inputs have a true fail-safe feature that ensures a logic-high receiver output level when the inputs are open or shorted. This guarantees that the receiver outputs are in a known state before communication begins and at the point when communication ends.

Current limiting and thermal shutdown features protect against output short circuits and bus contention situations that might cause excessive power dissipation. The part is fully specified over the industrial temperature range and is available in a 16-lead wide body SOIC package.

TABLE OF CONTENTS

Specifications	
Timing Specifications	
Absolute Maximum Ratings 5	
ESD Caution5	
Package Characteristics 6	
Regulatory Information6	
Insulation and Safety-Related Specifications6	
VDE 0884 Insulation Characteristics	
Pin Configurations and Function Descriptions 8	
Test Circuits9	
Switching Characteristics	
Typical Performance Characteristics	

Circuit Description	.4
Electrical Isolation	4
Truth Tables 1	5
Power-Up/Power-Down Characteristics 1	5
Thermal Shutdown 1	5
True Fail-Safe Receiver Inputs 1	5
Magnetic Field Immunity 1	5
Applications Information	7
Power_Valid Input 1	7
Isolated Power Supply Circuit 1	7
Outline Dimensions	8
Ordering Guide	Q

REVISION HISTORY

10-04—Revision 0: Initial Version

SPECIFICATIONS

 $2.7 \le V_{\rm DD1} \le 5.5 \text{ V}$, $4.75 \text{ V} \le V_{\rm DD2} \le 5.25 \text{ V}$, $T_{\rm A} = T_{\rm MIN}$ to $T_{\rm MAX}$, unless otherwise noted.

Table 1.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER					
Differential Outputs:					
Differential Output Voltage, Vod			5	V	R = ∞, Figure 3
	2.0		5	V	$R = 50 \Omega$ (RS-422), Figure 3
	1.5		5	V	$R = 27 \Omega$ (RS-485), Figure 3
	1.5		5	V	$V_{TST} = -7 \text{ V to } 12 \text{ V}, V_{DD1} \ge 4.75,$ Figure 4
$\Delta V_{OD} $ for Complementary Output States			0.2	V	$R = 27 \Omega$ or 50Ω , Figure 3
Common-Mode Output Voltage, Voc			3	V	$R = 27 \Omega$ or 50Ω , Figure 3
$\Delta V_{OC} $ for Complementary Output States			0.2	V	$R = 27 \Omega$ or 50Ω , Figure 3
Output Short-Circuit Current, VOUT = High	-250		+250	mA	$-7 \text{ V} \leq \text{V}_{\text{OUT}} \leq + 12 \text{ V}$
Output Short-Circuit Current, V _{OUT} = Low	-250		+250	mA	$-7 \text{ V} \leq \text{V}_{\text{OUT}} \leq + 12 \text{ V}$
Logic Inputs:					
Input High Voltage	0.7 V _{DD1}			V	TxD, DE, RE, PV
Input Low Voltage			0.25 V _{DD1}	V	TxD, DE, RE, PV
CMOS Logic Input Current (TxD, DE, RE, PV)	-10	+0.01	+10	μΑ	TxD, DE, \overline{RE} , PV = V_{DD1} or 0 V
RECEIVER				-	
Differential Inputs:					
Differential Input Threshold Voltage, V _{TH}	-200	-125	-30	mV	$-7 \text{ V} \leq \text{V}_{\text{CM}} \leq +12 \text{ V}$
Input Hysteresis		20		mV	$-7 \text{ V} \leq \text{V}_{\text{CM}} \leq +12 \text{ V}$
Input Resistance (A, B)	96	150		kΩ	$-7 \text{ V} \leq \text{V}_{\text{CM}} \leq +12 \text{ V}$
Input Current (A, B)			0.125	mA	$V_{IN} = +12 \text{ V}$
			-0.1	mA	$V_{IN} = -7 V$
RxD Logic Output:					
Output High Voltage	V _{DD1} -0.1			V	$I_{OUT} = 20 \mu A$, $V_A - V_B = 0.2 V$
	V _{DD1} -0.4	V_{DD1}		V	$I_{OUT} = 4 \text{ mA}, V_A - V_B = 0.2 \text{ V}$
		-0.2			
Output Low Voltage			0.1	V	$I_{OUT} = -20 \mu A$, $V_A - V_B = -0.2 V$
			0.4	V	$I_{OUT} = -4 \text{ mA}, V_A - V_B = -0.2 \text{ V}$
Output Short-Circuit Current	7		85	mA	$V_{OUT} = GND \text{ or } V_{CC}$
Three-State Output Leakage Current			±1	μΑ	$0.4 \text{ V} \leq V_{\text{OUT}} \leq 2.4 \text{ V}$
POWER SUPPLY CURRENT					
Logic Side			2.5	mA	$\frac{4.5 \text{ V} \le \text{V}_{DD1} \le 5.5 \text{ V}}{\text{RE} = 0 \text{ V}}$ Outputs Unloaded,
			1.3	mA	$2.7 \text{ V} \le V_{DD1} \le 3.3 \text{ V}$, Outputs Unloaded, $\overline{\text{RE}}$ = 0 V
Bus Side]	2.0	mA	Outputs Unloaded, DE = 5 V
			1.7	mA	Outputs Unloaded, DE = 0 V
COMMON-MODE TRANSIENT IMMUNITY ¹	25			kV/μs	$T \times D = V_{DD1}$ or 0 V, $V_{CM} = 1$ kV, Transient Magnitude = 800 V

 $^{^1}$ Common-mode transient immunity is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation. V_{CM} is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common mode is slewed. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

TIMING SPECIFICATIONS

 $2.7 \leq V_{\rm DD1} \leq 5.5 \ V, \, 4.75 \ V \leq V_{\rm DD2} \leq 5.25 \ V, \, T_{\rm A} = T_{\rm MIN} \ to \ T_{\rm MAX}, \, unless \ otherwise \ noted.$

Table 2.

Parameter	Min	Тур	Max	Units	Test Conditions/Comments
DRIVER					
Maximum Data Rate	500			kbps	
Propagation Delay, t _{PLH} , t _{PHL}	250		620	ns	$R_{LDIFF} = 54 \Omega$, $C_{L1} = C_{L2} = 100 pF$, Figure 5 and Figure 9
Skew, t _{SKEW}			40	ns	$R_{LDIFF} = 54 \Omega$, $C_{L1} = C_{L2} = 100 pF$, Figure 5 and Figure 9
Rise/Fall Time, t _R , t _F	200		600	ns	$R_{LDIFF} = 54 \Omega$, $C_{L1} = C_{L2} = 100 pF$, Figure 5 and Figure 9
Enable Time			1050	ns	$R_L = 500 \Omega$, $C_L = 100 pF$, Figure 6 and Figure 11
Disable Time			1050	ns	$R_L = 500 \Omega$, $C_L = 15 pF$, Figure 6 and Figure 11
RECEIVER					
Propagation Delay, tplh, tphl	400		1050	ns	$C_L = 15$ pF, Figure 7 and Figure 10
Differential Skew, t _{SKEW}			250	ns	$C_L = 15 \text{ pF, Figure 7 and Figure 10}$
Enable Time		25	70	ns	$R_L = 1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$, Figure 8 and Figure 12
Disable Time		40	70	ns	$R_L = 1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$, Figure 8 and Figure 12
POWER VALID INPUT					
Enable Time		1	2	μs	
Disable Time		3	5	μs	

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted. All voltages are relative to their respective ground.

Table 3.

Parameter	Rating
V _{DD1}	−0.5 V to +7 V
V_{DD2}	−0.5 V to +6 V
Digital Input Voltage (DE, \overline{RE} , T × D)	$-0.5 \text{ V to V}_{DD1} + 0.5 \text{ V}$
Digital Output Voltage	
$R \times D$	$-0.5 \text{ V to V}_{DD1} + 0.5 \text{ V}$
Driver Output/Receiver Input Voltage	−9 V to +14 V
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	−55°C to +150°C
Average Output Current per Pin	-35 mA to +35 mA
θ_{JA} Thermal Impedance	73°C/W
Lead Temperature	
Soldering (10 s)	260°C
Vapor Phase (60 s)	215°C
Infrared (15 s)	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PACKAGE CHARACTERISTICS

Table 4.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input – Output) ¹	R _{I-O}		101,2		Ω	
Capacitance (Input – Output) ¹	C _{I-O}		3		рF	f = 1 MHz
Input Capacitance ²	Cı		4		рF	
Input IC Junction-to-Case Thermal Resistance	Ө _{ЈСІ}		33		°C/W	Thermocouple located at center of package underside
Output IC Junction-to-Case Thermal Resistance	θιсο		28		°C/W	Thermocouple located at center of package underside

 $^{^1 \, \}text{Device considered a two-terminal device: Pins 1, 2, 3, 4, 5, 6, 7, and 8 \, shorted together, and Pins 9, 10, 11, 12, 13, 14, 15, and 16 \, shorted together.}$

REGULATORY INFORMATION

The ADM2483 has been approved by the following organizations:

Table 5.

UL¹	CSA	VDE ²
Recognized under 1577 component recognition program	Approved under CSA Component Acceptance Notice #5A	Approved according to DIN EN 60747-5-2 (VDE 0884 Rev. 2): 2002-04
		DIN EN 60950 (VDE 0805): 2001-12; EN 60950: 2000
File E214100	File 205078	File 2471900-4880-0001

 $^{^{1}}$ In accordance with UL1577, each ADM2483 is proof-tested by applying an insulation test voltage \geq 3000 Vrms for 1 s (current leakage detection limit = 5 μ A).

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 6.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V_{RMS}	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	8.40 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	8.1 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (Table 1 in DIN VDE 0110,1/89)

² Input capacitance is from any input data pin to ground.

 $^{^2}$ In accordance with VDE 0884, each ADM2483 is proof-tested by applying an insulation test voltage \geq 1050 V_{PEAK} for 1 s (partial discharge detection limit = 5 pC).

VDE 0884 INSULATION CHARACTERISTICS^{1, 2}


Table 7.

Description	Symbol	Characteristic	Unit
Installation classification per DIN VDE 0110 for rated mains voltage			
≤ 150 Vrms		I to IV	
≤ 300 Vrms		I to III	
≤ 400 Vrms		I to II	
Climatic classification		40/85/21	
Pollution degree (Table 1 in DIN VDE 0110)		2	
Maximum working insulation voltage	VIORM	560	V _{PEAK}
Input to output test voltage, method b1	V_{PR}	1050	V_{PEAK}
$V_{IORM} \times 1.875 = V_{PR}$, 100% production tested			
$t_m = 1s$, partial discharge <5 pC			
Input to output test voltage, method a			
(After environmental tests, subgroup 1)			
$V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ s, partial discharge < 5 pC		896	V _{PEAK}
(After input and/or safety test, subgroup 2/3)			
$V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ s, partial discharge < 5 pC	V_{PR}	672	V _{PEAK}
Highest allowable overvoltage			
(Transient overvoltage, $t_{TR} = 10 \text{ s}$)	V_{TR}	4000	V _{PEAK}
Safety-limiting values (Maximum value allowed in the event of a failure. See thermal derating curve, Figure 24.)			
Case temperature	Ts	150	°C
Input current	Is, input	265	mA
Output current	Is,оитрит	335	mA
Insulation resistance at T_s , $V_{IO} = 500 \text{ V}$	Rs	>109	Ω

¹ Suitable for basic electrical isolation only within this safety limit data. Maintenance of this safety data shall be ensured by means of protective circuits.

 $^{^2}$ An asterisk (*) on the physical package denotes VDE 0884 approval for 560 V peak working voltage.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



* PINS 2 AND 8 ARE INTERNALLY CONNECTED. EITHER OR BOTH MAY BE USED FOR $\mathrm{GND_{1}}$. PINS 9 AND 15 ARE INTERNALLY CONNECTED. EITHER OR BOTH MAY BE USED FOR $\mathrm{GND_{2}}$.

Figure 2. Pin Configuration

Table 8. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD1}	Power Supply (Logic Side).
2, 8	GND ₁	Ground (Logic Side).
3	RxD	Receiver Output Data. This output is high when $(A - B) > 200 \text{ mV}$, and low when $(A - B) < -200 \text{ mV}$. There is tristate output when the receiver is disabled, i.e., when RE is driven high.
4	RE	Receiver Enable Input. This is an active-low input. Driving this input low enables the receiver, and driving it high disables the receiver.
5	DE	Driver Enable Input. Driving this input high enables the driver, and driving it low disables the driver.
6	TxD	Transmit Data Input. Data to be transmitted by the driver is applied to this input.
7	PV	Power Valid. Used during power-up and power-down. See the Applications Information section.
9, 15	GND ₂	Ground (Bus Side).
10, 14	NC	No Connect.
12	A	Noninverting Driver Output/Receiver Input. When the driver is disabled, or V _{DD1} or V _{DD2} is powered down, Pin A is put in a high impedance state to avoid overloading the bus.
13	В	Inverting Driver Output/Receiver Input.
16	V_{DD2}	Power Supply (Bus Side).

TEST CIRCUITS




Figure 3. Driver Voltage Measurement




Figure 6. Driver Enable/Disable




Figure 4. Driver Voltage Measurement




Figure 7. Receiver Propagation Delay




Figure 5. Driver Propagation Delay




Figure 8. Receiver Enable/Disable

SWITCHING CHARACTERISTICS




Figure 9. Driver Propagation Delay, Rise/Fall Timing




Figure 10. Receiver Propagation Delay




Figure 11. Driver Enable/Disable Timing




Figure 12. Receiver Enable/Disable Timing

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 13. Unloaded Supply Current vs. Temperature




Figure 14. Output Current vs. Driver Output Low Voltage




Figure 15. Output Current vs. Driver Output High Voltage




Figure 16. Receiver Output Low Voltage vs. Temperature, I=-4mA




Figure 17. Receiver Output High Voltage vs. Temperature, I = 4 mA




Figure 18. Driver Output Current vs. Differential Output Voltage




Figure 19. Driver Propagation Delay vs. Temperature




Figure 20. Receiver Propagation Delay vs. Temperature




Figure 21. Driver/Receiver Propagation Delay High to Low




Figure 22. Driver/Receiver Propagation Delay Low to High




Figure 23. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per VDE 0884




Figure 24. Output Current vs. Receiver Output High Voltage




Figure 25. Output Current vs. Receiver Output Low Voltage

CIRCUIT DESCRIPTION

ELECTRICAL ISOLATION

In the ADM2483, electrical isolation is implemented on the logic side of the interface. Therefore, the part has two main sections: a digital isolation section and a transceiver section (see Figure 19). Driver input and data enable signals, applied to the TxD and DE pins respectively, and referenced to logic ground (GND1), are coupled across an isolation barrier to appear at the transceiver section referenced to isolated ground (GND2). Similarly, the receiver output, referenced to isolated ground in the transceiver section, is coupled across the isolation barrier to appear at the RxD pin referenced to logic ground.

*i*Coupler Technology

The digital signals are transmitted across the isolation barrier using *i*Coupler technology. This technique uses chip scale transformer windings to couple the digital signals magnetically from one side of the barrier to the other. Digital inputs are encoded into waveforms that are capable of exciting the primary transformer winding. At the secondary winding, the induced waveforms are then decoded into the binary value that was originally transmitted.




Figure 26. ADM2483 Digital Isolation and Transceiver Sections

TRUTH TABLES

The following truth tables use these abbreviations:

Letter	Description
Н	High Level
L	Low Level
Χ	Irrelevant
_	

Z High Impedance (Off)

NC Disconnected

Table 9. Transmitting

Supply	y Status	Inp	uts	Outputs		
V_{DD1}	V_{DD2}	DE	TxD	Α	В	
On	On	Н	Н	Н	L	
On	On	Н	L	L	Н	
On	On	L	Χ	Z	Z	
On	Off	Χ	X	Z	Z	
Off	On	Χ	Χ	Z	Z	
Off	Off	Χ	X	Z	Z	

Table 10. Receiving

Supply Status		Inputs		Outputs
V_{DD1}	V_{DD2}	A – B (V)	RE	RxD
On	On	>-0.03	L or NC	Н
On	On	<-0.2	L or NC	L
On	On	-0.2 < A - B < -0.03 Inputs	L or NC	Indeterminate
On	On	Open	L or NC	Н
On	On	X	Н	Z
On	Off	X	L or NC	Н
Off	On	X	L or NC	Н
Off	Off	X	L or NC	L

POWER-UP/POWER-DOWN CHARACTERISTICS

The power-up/-down characteristics of the ADM2483 are in accordance with the supply thresholds shown in Table 11. Upon power-up, the ADM2483 output signals (A, B, and RxD) reach their correct state once both supplies exceed their thresholds. Upon power-down, the ADM2483 output signals retain their correct state until at least one of the supplies drops below its power-down threshold. When the $V_{\rm DD1}$ power-down threshold is crossed, the ADM2483 output signals reach their unpowered states within 4 μs .

Table 11. Power-Up/Power-Down Thresholds

Supply	Transition	Threshold (V)	
V_{DD1}	Power-Up	2.0	
V_{DD1}	Power-Down	1.0	
V_{DD2}	Power-Up	3.3	
V_{DD2}	Power-Down	2.4	

THERMAL SHUTDOWN

The ADM2483 contains thermal shutdown circuitry that protects the part from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature under this condition and disables the driver outputs. This circuitry is designed to disable the driver outputs when a die temperature of 150°C is reached. As the device cools, the drivers are reenabled at a temperature of 140°C.

TRUE FAIL-SAFE RECEIVER INPUTS

The receiver inputs have a true fail-safe feature, which ensures that the receiver output is high when the inputs are open or shorted. During line-idle conditions, when no driver on the bus is enabled, the voltage across a terminating resistance at the receiver input will decay to 0 V. With traditional transceivers, receiver input thresholds specified between -200 mV and +200 mV mean that external bias resistors are required on A and B pins to ensure that the receiver outputs are in a known state. The true fail-safe receiver input feature eliminates the need for bias resistors by specifying the receiver input threshold between -30 mV and -200 mV. The guaranteed negative threshold means that when the voltage between A and B decays to 0 V, the receiver output is guaranteed to be high.

MAGNETIC FIELD IMMUNITY

The ADM2483 is immune to external magnetic fields. Its magnetic field immunity is set when induced voltage in the transformer's receiving coil is large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. Because it represents the most susceptible mode of operation, the ADM2483's 3 V operating condition is examined as an example.

The pulses at the transformer output are greater than $1.0~\rm V$ in amplitude. The decoder has sensing thresholds at about $0.5~\rm V$, therefore establishing a $0.5~\rm V$ margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = \left(\frac{-d\beta}{dt}\right) \sum \pi r_n^2; \ n = 1, 2, \dots, N$$

where:

 β is the magnetic flux density (Gauss). N is the number of turns in receiving coil. r_n is the radius of n^{th} turn in receiving coil (cm).

Given the geometry of the receiving coil and an imposed requirement that the induced voltage is not more than 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 27.




Figure 27. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kGauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurred during a transmitted pulse and was of the worst-case polarity, it would reduce the received pulse from >1.0 V to 0.75 V. This would be well above the 0.5 V sensing threshold of the decoder.

As a convenience to the user, these magnetic flux density values are shown in Figure 28, using more familiar quantities such as maximum allowable current flow, at given distances away from the ADM2483 transformers.




Figure 28. Maximum Allowable Current for Various Current-to-ADM2483 Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce large enough error voltages to trigger the thresholds of succeeding circuitry. To avoid this possibility, be careful in the layout of such traces.

APPLICATIONS INFORMATION

POWER_VALID INPUT

To avoid glitches on outputs A and B caused by slow power-up and power-down transients on $V_{\rm DD1}$ (>100 $\mu s/V$), the ADM2483 features a power_valid (PV) digital input. This pin should be driven low until $V_{\rm DD1}$ exceeds 2.0 V. When $V_{\rm DD1}$ is greater than 2.0 V, the pin should be driven high. Conversely, upon power-down, the PV should be driven low before $V_{\rm DD1}$ reaches 2.0 V.

The power_valid input can be driven, for example, by the output of a system reset circuit such as the ADM809Z, which has a threshold voltage of 2.32 V.




Figure 29. Driving PV with ADM809Z

ISOLATED POWER SUPPLY CIRCUIT

The ADM2483 requires isolated power capable of 5 V at 100 mA, to be supplied between $V_{\rm DD2}$ and GND_2 pins. If no suitable integrated power supply is available, then a discrete circuit, such as the one in Figure 25, can be used. A center tapped transformer provides electrical isolation. The primary winding is excited with a pair of square waveforms that are 180° out of phase with each other. A pair of Schottky diodes and a smoothing capacitor are used to create a rectified signal from the secondary winding. The ADP667 linear voltage regulator provides a regulated power supply to the ADM2483's bus-side circuitry.

To create the pair of square waves, a D-type flip-flop with complementary Q/\overline{Q} outputs is used. The flip-flop can be connected so that output Q follows the clock input signal. If no local clock signal is available, then a simple digital oscillator may be implemented with a hex inverting Schmitt trigger and resistor and capacitor. In this case, values of 3.9 kV and 1 nF generate a 364 kHz square wave. A pair of discrete NMOS transistors, switched by the Q/\overline{Q} flip-flop outputs, conduct current through the center tap of the primary transformer winding in an alternating fashion.





Figure 30. Isolated Power Supply Circuit

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 31. 16-Lead Standard Small Outline Package [SOIC]
Wide Body
(RW-16)
Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model	Data Rate (kbps)	Temperature Range	Package Description	Package Option
ADM2483BRW	500	−40°C to +85°C	16-Lead Wide Body SOIC	RW-16
ADM2483BRW-REEL ¹	500	−40°C to +85°C	16-Lead Wide Body SOIC	RW-16

¹ The addition of a -REEL suffix designates a 13-inch (1000 units) tape-and-reel option.

NOTES

ADM2483		

NOTES

