

# BLM6G10-30; BLM6G10-30G

W-CDMA 860 MHz - 960 MHz power MMIC

Rev. 2 — 1 March 2011

Product data sheet

## 1. Product profile

### 1.1 General description

30 W LDMOS 2-stage power MMIC for base station applications at frequencies from 860 MHz to 960 MHz. Available in Gull Wing for surface mount (SOT822-1) or flat lead (SOT834-1).

**Table 1. Application information**

Typical RF performance at  $T_h = 25\text{ }^\circ\text{C}$ .

Mode of operation	f (MHz)	V <sub>DS</sub> (V)	P <sub>L(AV)</sub> (W)	G <sub>p</sub> (dB)	$\eta_D$ (%)	IMD3 (dBc)	ACPR (dBc)
2-carrier W-CDMA	$f_1 = 935; f_2 = 945$	28	2	29	11.5	-48.5 <sup>[1]</sup>	-52 <sup>[1]</sup>

[1] Test signal: 3GPP; test model 1; 64 DPCH; PAR = 7 dB at 0.01 % probability on CCDF per carrier; carrier spacing 10 MHz.

#### CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling.


### 1.2 Features and benefits

- Typical 2-carrier W-CDMA performance at a frequency of 940 MHz:
  - ◆ Average output power = 2 W
  - ◆ Gain = 29 dB (typ)
  - ◆ Efficiency = 11.5 %
  - ◆ IMD3 = -48.5 dBc
  - ◆ ACPR = -52 dBc
- Integrated temperature compensated bias
- Excellent thermal stability
- Biasing of individual stages is externally accessible
- Integrated ESD protection
- Small component size, very suitable for PA size reduction
- On-chip matching (input matched to 50  $\Omega$ , output partially matched)
- High power gain
- Designed for broadband operation (860 MHz to 960 MHz)



## 2. Pinning information

### 2.1 Pinning



### 2.2 Pin description

**Table 2. Pin description**


Pin	Description
1, 11, 12, 16	GROUND
2	$V_{DS1}$
3, 4, 5, 7, 13, 15	n.c.
6	RF_INPUT
8	$V_{GS1}$
9	$V_{GS2}$
10	$V_{DS1}$
14	RF_OUTPUT/ $V_{DS2}$
flange	RF_GROUND

### 3. Ordering information

**Table 3. Ordering information**

Type number	Package		Version
	Name	Description	
BLM6G10-30	-	HSOP16F: plastic, heatsink small outline package; 16 leads (flat)	SOT834-1
BLM6G10-30G	-	HSOP16: plastic, heatsink small outline package; 16 leads	SOT822-1

### 4. Block diagram



**Fig 2. Block diagram of BLM6G10-30 and BLM6G10-30G**

### 5. Limiting values

**Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DS}$	drain-source voltage		-	65	V
$V_{GS}$	gate-source voltage		0	+13	V
$I_{D1}$	first stage drain current		-	3	A
$I_{D2}$	second stage drain current		-	9	A
$T_{stg}$	storage temperature		-65	+150	°C
$T_j$	junction temperature		-	200	°C

### 6. Thermal characteristics

**Table 5. Thermal characteristics**

Symbol	Parameter	Conditions	Value	Unit
$R_{th(j-c)1}$	first stage thermal resistance from junction to case	$T_{case} = 80\text{ °C}$ ; $P_L = 2\text{ W}$ ; 2-carrier W-CDMA	[1] 7.5	K/W
$R_{th(j-c)2}$	second stage thermal resistance from junction to case	$T_{case} = 80\text{ °C}$ ; $P_L = 2\text{ W}$ ; 2-carrier W-CDMA	[1] 2.3	K/W

[1] Thermal resistance is determined under specific RF operating conditions.

## 7. Characteristics

**Table 6. Characteristics**

Mode of operation: 2-carrier W-CDMA; PAR 7 dB at 0.01 % probability on CCDF;  
3GPP test model 1; 1-64 PDPCH;  $f_1 = 922.5$  MHz;  $f_2 = 932.5$  MHz;  $f_3 = 947.5$  MHz;  $f_4 = 957.5$  MHz;  
 $V_{DS} = 28$  V;  $I_{Dq1} = 105$  mA;  $I_{Dq2} = 250$  mA;  $T_h = 25$  °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$P_{L(AV)}$	average output power		-	2	-	W
$G_p$	power gain	$P_{L(AV)} = 2$ W	27	29	31	dB
$RL_{in}$	input return loss	$P_{L(AV)} = 2$ W	-	-15	-12	dB
$\eta_D$	drain efficiency	$P_{L(AV)} = 2$ W	10	11.5	-	%
IMD3	third-order intermodulation distortion	$P_{L(AV)} = 2$ W	-	-48.5	-45	dBc
ACPR	adjacent channel power ratio	$P_{L(AV)} = 2$ W	-	-52	-48.5	dBc

## 8. Application information

### 8.1 Ruggedness

The BLMG10-30 and BLM6G10-30G are capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions:  
 $V_{DS} = 32$  V;  $I_{Dq1} = 105$  mA;  $I_{Dq2} = 288$  mA;  $P_L = 30$  W (CW).

### 8.2 Impedance information

**Table 7. Typical impedance**


f MHz	$Z_i$ <sup>[1]</sup> $\Omega$	$Z_L$ <sup>[2]</sup> $\Omega$
850	43.6 – j0	3 – j0.8
860	43.5 – j0.25	3.2 – j0.7
880	43.4 – j0.4	3.4 – j0.5
900	43.4 – j0.6	3.5 – j0.2
920	43.5 – j0.9	3.45 – j0
940	43.6 – j1.3	3.2 – j0.1
960	43.6 – j1.7	3 – j0.1
980	43.6 – j2	2.7 – j0.1

[1] Device input impedance as measured from gate to ground.

[2] Test circuit impedance as measured from drain to ground.


8.3 Performance curves

Performance curves are measured in a BLM6G10-30G application circuit.




$T_{case} = 25\text{ }^\circ\text{C}$ ;  $V_{DS} = 28\text{ V}$ ;  $P_{L(AV)} = 2\text{ W}$ ;  $I_{DQ1} = 105\text{ mA}$ ;  $I_{DQ2} = 288\text{ mA}$ ; carrier spacing = 10 MHz.

Fig 3. 2-carrier W-CDMA power gain and drain efficiency as function of frequency; typical values



$T_{case} = 25\text{ }^\circ\text{C}$ ;  $V_{DS} = 28\text{ V}$ ;  $P_{L(AV)} = 2\text{ W}$ ;  $I_{DQ1} = 105\text{ mA}$ ;  $I_{DQ2} = 288\text{ mA}$ ; carrier spacing = 10 MHz.


Fig 4. 2-carrier W-CDMA adjacent channel power ratio (5 MHz) and adjacent channel power ratio (10 MHz) as function of frequency; typical values



$V_{DS} = 28\text{ V}$ ;  $I_{DQ1} = 105\text{ mA}$ ;  $I_{DQ2} = 288\text{ mA}$ ;  $f = 940\text{ MHz}$ ; carrier spacing = 10 MHz.

- (1)  $T_{case} = -30\text{ }^\circ\text{C}$
- (2)  $T_{case} = 25\text{ }^\circ\text{C}$
- (3)  $T_{case} = 85\text{ }^\circ\text{C}$


Fig 5. 2-carrier W-CDMA power gain and drain efficiency as function of average output power and temperature; typical values



$V_{DS} = 28\text{ V}$ ;  $I_{DQ1} = 105\text{ mA}$ ;  $I_{DQ2} = 288\text{ mA}$ ;  $f = 940\text{ MHz}$ ; carrier spacing = 10 MHz.


- (1)  $T_{case} = -30\text{ }^\circ\text{C}$
- (2)  $T_{case} = 25\text{ }^\circ\text{C}$
- (3)  $T_{case} = 85\text{ }^\circ\text{C}$

Fig 6. 2-carrier W-CDMA adjacent power channel ratio and third order intermodulation distortion as function of average output power and temperature; typical values




- $I_{Dq1} = 105 \text{ mA}$ ;  $I_{Dq2} = 288 \text{ mA}$ .
- (1)  $f = 940 \text{ MHz}$ ;  $V_{DS} = 24 \text{ V}$
  - (2)  $f = 940 \text{ MHz}$ ;  $V_{DS} = 28 \text{ V}$
  - (3)  $f = 940 \text{ MHz}$ ;  $V_{DS} = 32 \text{ V}$
  - (4)  $f = 880 \text{ MHz}$ ;  $V_{DS} = 24 \text{ V}$
  - (5)  $f = 880 \text{ MHz}$ ;  $V_{DS} = 28 \text{ V}$
  - (6)  $f = 880 \text{ MHz}$ ;  $V_{DS} = 32 \text{ V}$

**Fig 7. One-tone CW power gain as function of output power and drain-source voltage; typical value**



- $I_{Dq1} = 105 \text{ mA}$ ;  $I_{Dq2} = 288 \text{ mA}$ ;  $f_1 = 940 \text{ MHz}$ ;  $f_2 = 940.1 \text{ MHz}$ .

**Fig 8. Two-tone CW intermodulation distortion as function of peak envelope load power; typical value**



- Test signal: IS-95 with pilot, paging, sync and 6 traffic channels (Walsh codes 8 to 13). PAR = 9.7 dB at 0.01 % probability on the CCDF.
- (1)  $T_{case} = -30 \text{ }^\circ\text{C}$
  - (2)  $T_{case} = 25 \text{ }^\circ\text{C}$
  - (3)  $T_{case} = 80 \text{ }^\circ\text{C}$

**Fig 9. Single-carrier peak output power (peaks 3 dB compressed) as function of frequency and temperature; typical values**

## 8.4 Application circuit





Fig 10. Class-AB application circuit



**Table 8. List of components**

For application circuit, see [Figure 11](#).


Printed-Circuit Board (PCB): Rogers 4350B;  $\epsilon_r = 3.5$  F/m; thickness = 0.762 mm; Cu (top/bottom metallization).

Component	Description	Value	Remarks
C1, C2, C5, C13, C16	multilayer ceramic chip capacitor	100 nF	
C3, C4, C14, C17	multilayer ceramic chip capacitor	4.7 $\mu$ F; 50 V	
C6, C12, C15	multilayer ceramic chip capacitor	68 pF	[1]
C7	electrolytic capacitor	220 $\mu$ F; 35 V	
C8, C9	multilayer ceramic chip capacitor	11 pF	[1]
C10, C11	multilayer ceramic chip capacitor	4.3 pF	[1]
C18	electrolytic capacitor	470 $\mu$ F; 35 V	
R1	SMD resistor	1.5 k $\Omega$	
R2	SMD resistor	3.3 k $\Omega$	

[1] American Technical Ceramics type 100A or capacitor of same quality.



**9. Test information**



**Table 9. List of components**

For test circuit see [Figure 12](#).


Component	Description	Value	Remarks
C1, C2, C13, C14	multilayer ceramic chip capacitor	4.7 $\mu$ F	TDK4532X7R1E475Mt020U
C3, C4, C5, C11, C12	multilayer ceramic chip capacitor	100 nF	Murata X7R or equivalent
C6, C9, C10	multilayer ceramic chip capacitor	68 pF	[1]
C7, C8	multilayer ceramic chip capacitor	11 pF	[1]
C15	multilayer ceramic chip capacitor	6.2 pF	[1]
C16	multilayer ceramic chip capacitor	5.1 pF	[1]
C17, C18	electrolytic capacitor	220 $\mu$ F; 63 V	
R1	SMD resistor	1.5 k $\Omega$	
R2	SMD resistor	3.3 k $\Omega$	
S1	short		piece of copper foil

[1] American Technical Ceramics type 100A or capacitor of same quality.

10. Package outline

HSOP16F: plastic, heatsink small outline package; 16 leads (flat)

SOT834-1



Dimensions

Unit <sup>(1)</sup>	A <sub>2</sub>	b <sub>p</sub>	b <sub>p1</sub>	b <sub>p2</sub>	c	D <sup>(1)</sup>	D <sub>1</sub>	D <sub>2</sub>	E <sup>(1)</sup>	E <sub>1</sub>	E <sub>2</sub>	e	e <sub>1</sub>	e <sub>2</sub>	e <sub>3</sub>	H <sub>E</sub>	Q <sub>1</sub>	v	w	y	Z
max	3.5	0.43	1.09	5.87	0.32	16.0	13.0	1.1	11.1	6.2	2.9					16.2	1.7				2.5
nom												1.02	1.37	5.69	3.81			0.25	0.25	0.1	
min	3.2	0.28	0.94	5.72	0.23	15.8	12.6	0.9	10.9	5.8	2.5					15.8	1.5				2.0

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

sot834-1\_po

Outline version	References			European projection	Issue date
	IEC	JEDEC	JEITA		
SOT834-1					03-10-22 10-10-20

Fig 13. Package outline SOT834-1

HSOP16: plastic, heatsink small outline package; 16 leads

SOT822-1




Fig 14. Package outline SOT822-1

## 11. Handling information

### 11.1 Moisture sensitivity

Table 10. Moisture sensitivity level

Test methodology	Class
JESD-22-A113	3

## 12. Abbreviations

Table 11. Abbreviations

Acronym	Description
3GPP	Third Generation Partnership Project
CCDF	Complementary Cumulative Distribution Function
CW	Continuous Wave
DPCH	Dedicated Physical CHannel
LD MOS	Laterally Diffused Metal Oxide Semiconductor
MMIC	Monolithic Microwave Integrated Circuit
PA	Power Amplifier
PAR	Peak-to-Average power Ratio
PDPCH	transmission Power of the Dedicated Physical CHannel
RF	Radio Frequency
SMD	Surface Mounted Devices
VSWR	Voltage Standing Wave Ratio
W-CDMA	Wideband Code Division Multiple Access

## 13. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLM6G10-30_BLM6G10-30G v.2	20110301	Product data sheet	-	BLM6G10-30_BLM6G10-30G v.1
Modifications: <ul style="list-style-type: none"> <li>• The title of the document has been changed</li> <li>• <a href="#">Table 1 on page 1</a>: The title of the table has been changed</li> <li>• <a href="#">Section 1.2 on page 1</a>: The frequency range has been changed where applicable</li> <li>• <a href="#">Figure 2 on page 3</a>: Figure has been added</li> <li>• <a href="#">Table 6 on page 4</a>: The value of <math>I_{Dq2}</math> has been changed</li> <li>• <a href="#">Figure 3 on page 5</a>: Figure has been changed</li> <li>• <a href="#">Figure 4 on page 5</a>: Figure has been changed</li> <li>• <a href="#">Figure 7 on page 6</a>: Figure has been changed</li> <li>• <a href="#">Figure 9 on page 6</a>: Figure has been changed</li> <li>• <a href="#">Section 8.4 on page 7</a>: Section has been added</li> <li>• <a href="#">Section 9 on page 9</a>: Section has been added</li> </ul>				
BLM6G10-30_BLM6G10-30G v.1	20090828	Objective data sheet	-	-

## 14. Legal information

### 14.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 14.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 14.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

## 14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 15. Contact information

---

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 16. Contents

<b>1</b>	<b>Product profile</b> . . . . .	<b>1</b>
1.1	General description . . . . .	1
1.2	Features and benefits . . . . .	1
<b>2</b>	<b>Pinning information</b> . . . . .	<b>2</b>
2.1	Pinning . . . . .	2
2.2	Pin description . . . . .	2
<b>3</b>	<b>Ordering information</b> . . . . .	<b>3</b>
<b>4</b>	<b>Block diagram</b> . . . . .	<b>3</b>
<b>5</b>	<b>Limiting values</b> . . . . .	<b>3</b>
<b>6</b>	<b>Thermal characteristics</b> . . . . .	<b>3</b>
<b>7</b>	<b>Characteristics</b> . . . . .	<b>4</b>
<b>8</b>	<b>Application information</b> . . . . .	<b>4</b>
8.1	Ruggedness . . . . .	4
8.2	Impedance information . . . . .	4
8.3	Performance curves . . . . .	5
8.4	Application circuit . . . . .	7
<b>9</b>	<b>Test information</b> . . . . .	<b>9</b>
<b>10</b>	<b>Package outline</b> . . . . .	<b>10</b>
<b>11</b>	<b>Handling information</b> . . . . .	<b>12</b>
11.1	Moisture sensitivity . . . . .	12
<b>12</b>	<b>Abbreviations</b> . . . . .	<b>12</b>
<b>13</b>	<b>Revision history</b> . . . . .	<b>12</b>
<b>14</b>	<b>Legal information</b> . . . . .	<b>13</b>
14.1	Data sheet status . . . . .	13
14.2	Definitions . . . . .	13
14.3	Disclaimers . . . . .	13
14.4	Trademarks . . . . .	14
<b>15</b>	<b>Contact information</b> . . . . .	<b>14</b>
<b>16</b>	<b>Contents</b> . . . . .	<b>15</b>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011. All rights reserved.

For more information, please visit: <http://www.nxp.com>  
 For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 1 March 2011  
 Document identifier: BLM6G10-30\_BLM6G10-30G