

BICMOS STATIC RAM 1 MEG (256K x 4-BIT) REVOLUTIONARY PINOUT

ADVANCE INFORMATION IDT71B128

FEATURES:

- 256K x 4 advanced high-speed BiCMOS static RAM
- JEDEC revolutionary pinout (center power/GND) for reduced noise
- Equal access and cycle times
 Commercial: 10/12/15ns
- · One Chip Select plus one Output Enable pin
- Bidirectional data Inputs and outputs directly TTL-compatible
- · Low power consumption via chip deselect
- Available in JEDEC 32-pin Plastic DIP and Plastic SOJ packages


DESCRIPTION:

The IDT71B128 is a 1,024,576-bit high-speed static RAM organized as 256K x 4. It is fabricated using IDT's high-performance, high-reliability BiCMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs. The JEDEC center pin power/GND pinout reduces noise generation and improves high speed system performance.

The IDT71B128 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All bidirectional inputs and outputs of the IDT71B128 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71B128 is packaged in 28-pin 400 mil Plastic DIP and 28-pin 400-mil Plastic SOJ packages.

FUNCTIONAL BLOCK DIAGRAM



The IDT Logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE


SEPTEMBER 1992

©1992 Integrated Device Technology, Inc.

8.3 -/

DSC-1105/-

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.0	W
lout	DC Output Current	50	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 0.5V

TRUTH TABLE(1,2)

CS	ŌĒ	WE	l⁄o	Function
L	L	Н	DATAOUT	Read Data
L	Х	L	DATAIN	Write Data
L	Н	Н	High-Z	Outputs Disabled
Н	Х	Х	High-Z	Deselected - Standby (Isa)
VHC(3)	Х	Х	High-Z	Deselected - Standby (IsB1)

TOP VIEW

NOTES:

- 1. H = ViH, L = ViL, x = Don't care.
- 2. VLC = 0.2V, VHC = VCC -0.2V.
- 3. Other inputs $\geq V$ HC or $\leq V$ LC.

CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	Vin = 3dV	8	pF
CI/O	I/O Capacitance	Vout = 3dV	8	рF

NOTE:

2950 tbl 01

 This parameter is guaranteed by device characterization, but not production tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
Vін	Input High Voltage	2.2	_	Vcc+0.5	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

NOTE:

2950 tbl 04

2950 tbl 03

1. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$

			IDT71B128 Min. Max.			
Symbol	Parameter	Test Condition			Unit	
[ILI]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc		5	μΑ	
lLO	Output Leakage Current	Vcc = Max., CS = VIH, Vout = GND to Vcc	_	5	μΑ	
Vol	Output Low Voltage	IOL = 8mA, Vcc = Min.	_	0.4	V	
Vон	Output High Voltage	IOH = -4mA, VCC = Min.	2.4	_	V	

2950 tbl 05

8.3 - 2

2

DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

,		71B128S10		71B128S12		71B128S15		
Symbol	Parameter	Com'l.	Mil.	Com'i.	Mil.	Com'l.	Mil.	Unit
lcc	Dynamic Operating Current, CS ≤ VIL, Outputs Open, VCC = Max., f = fмax ⁽²⁾	165	_	155	_	150	-	mA
ISB	Standby Power Supply Current (TTL Level) CS ≥ VIH, Outputs Open, VCC = Max., f = fMax ⁽²⁾	35		30	<u>—</u>	30	_	mA
ISB1	Full Standby Power Supply Current (CMOS Level) CS ≥ VHC, Outputs Open, Vcc = Max., f = 0 ⁽²⁾ , Vin ≤ VLc or Vin ≥ VHc	12	_	12	_	12	_	mA


NOTES:


2950 tbl 06

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, and 3

2950 tbl 07





5V

*Including jig and scope capacitance.

Figure 1. AC Test Load

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)




Figure 3. Lumped Capacitive Load, typical Derating

^{1.} All values are maximum guaranteed values.

^{2.}fmax = 1/tmc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.

AC ELECTRICAL CHARACTERISTICS (Vcc = $5.0V \pm 10\%$)


		71B1	28S10	71B1	28512	71B12	8S15	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	le							
trc	Read Cycle Time	10		12	_	15		ns
taa	Address Access Time	_	10		12		15	ns
tacs	Chip Select Access Time		10	_	12		15	ns
tcLZ ⁽¹⁾	Chip Select to Output in Low-Z	2		3	_	3	_	ns
tcHZ ⁽¹⁾	Chip Deselect to Output in High-Z	0	5	0	6	0	7	ns
toE	Output Enable to Output Valid	[-	5	-	6	_	7	ns
toLZ ⁽¹⁾	Output Enable to Output in Low-Z	0	_	0	_	0	_	ns
tonz ⁽¹⁾	Output Disable to Output in High-Z	0	5	0	6	0	7	ns
t OH	Output Hold from Address Change	3	_	3		3		ns
tPU ⁽¹⁾	Chip Select to Power Up Time	0	_	0	_	0	_	ns
tPD ⁽¹⁾	Chip Deselect to Power Down Time	—	10	_	12		15	ns
Write Cyc	le	·						
twc	Write Cycle Time	10		12	_	15		ns
taw	Address Valid to End of Write	8	_	9		10	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	ns
twp	Write Pulse Width	8	_	9	-	10	_	ns
tcw	Chip Select to End of Write	8	_	9	_	10	_	ns
twn	Write Recovery Time	0		0	_	0	_	ns
tow	Data Valid to End of Write	6	_	7	_	8	_	ns
tDH	Data Hold Time	0	_	0	_	0		ns
tow ⁽¹⁾	Output Active from End of Write	3	_	3		3	_	ns
twHZ ⁽¹⁾	Write Enable to Output in High-Z	0	5	0	6	0	7	ns

NOTE:


2950 tbl 08

^{1.} This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

TIMING WAVEFORM OF READ CYCLE NO. 1(1)




TIMING WAVEFORM OF READ CYCLE NO. 2(1,2,4)




NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, CS is LOW.
- 3. Address must be valid prior to or coincident with the later of CS transition LOW; otherwise tax is the limiting parameter.
- 4. OE is LOW.
- 5. Transition is measured ±200mV from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO.1 (WE CONTROLLED TIMING)(1,2,3,5)




TIMING WAVEFORM OF WRITE CYCLE NO.2 (CS CONTROLLED TIMING)(1,2,5)



NOTES:

- WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a LOW WE.
- 3. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, twp must be greater than or equal to twnz + tbw to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high impedance state.
- Transition is measured ±200mV from steady state.

ORDERING INFORMATION



8.3-6

£