inter_{sil}"

Rad Hard Dual 36V Precision Single-Supply, Rail-to-Rail Output, Low-Power Operational Amplifiers

ISL70218SRH

The ISL70218SRH is a dual, low-power precision amplifier optimized for single-supply applications. This op amp features a common mode input voltage range extending to 0.5V below the V- rail, a rail-rail differential input voltage range, and rail-to-rail output voltage swing, which makes it ideal for single-supply applications where input operation at ground is important.

This op amp features low power, low offset voltage, and low temperature drift, making it ideal for applications requiring both high DC accuracy and AC performance. This amplifier is designed to operate over a single supply range of 3V to 36V or a split supply voltage range of $\pm 1.8V/-1.2V$ to $\pm 18V$. The combination of precision and small footprint provides the user with outstanding value and flexibility relative to similar competitive parts.

Applications for this amplifier include precision instrumentation, data acquisition, precision power supply controls, and industrial controls.

The ISL70218SRH is available in a 10 Ld hermetic ceramic flatpack and operates over the extended temperature range of -55°C to +125°C.

Related Literature

• See <u>AN1653</u>, "ISL70218SRH Evaluation Board User's Guide"


Features

- Low Current Consumption 850µA, Typ.


- Rail-to-Rail Input Differential Voltage Range for Comparator Applications
- Operating Temperature Range......55°C to +125°C
- Below-ground (V-) Input Capability to -0.5V.
- Low Noise Voltage $\ldots 5.6$ nV/ \sqrt{Hz} , Typ.
- Offset Voltage Temperature Drift.....0.3µV/°C, Typ.
- No Phase Reversal
- Radiation Tolerance
 - High Dose Rate..... 100krad(Si)
 - Low Dose Rate 100krad(Si)
 - SEL/SEB LET_{TH} (V_S = \pm 18V) 86.4 MeV/mg/cm²

Applications

- Precision Instruments
- Active Filter Blocks
- Data Acquisition
- Power Supply Control
- Industrial Process Control










ISL70218SRH

Pin Configurations



Pin Descriptions

| PIN NUMBER | PIN NAME | EQUIVALENT CIRCUIT | DESCRIPTION |
|------------|--|--|--|
| 1 | OUT_A | Circuit 2 | Amplifier A output |
| 2 | -IN_A | Circuit 1 | Amplifier A inverting input |
| 3 | +IN_A | Circuit 1 | Amplifier A non-inverting input |
| 4 | NC | | No connect |
| 5 | V- | Circuit 1, 2, 3 | Negative power supply |
| 6 | NC | | No connect |
| 7 | +IN_B | Circuit 1 | Amplifier B non-inverting input |
| 8 | -IN_B | Circuit 1 | Amplifier B inverting input |
| 9 | OUT_B | Circuit 2 | Amplifier B output |
| 10 | V+ | Circuit 1, 2, 3 | Positive power supply |
| | v ₊ -□ IN ₊ v. | ···· 4 * * * * * * * * * * * * * * * * * | V+ C CAPACITIVELY TRIGGERED ESD CLAMP |
| CIRCUIT 1 | | CIRCUIT 2 | CIRCUIT 3 |

Ordering Information

| ORDERING NUMBER | PART NUMBER | TEMP RANGE (°C) | PACKAGE | PKG. DWG. # |
|---------------------|-----------------------|-----------------|----------------|-------------|
| ISL70218SRHMF | ISL70218 SRHMF | -55 to +125 | 10 Ld Flatpack | K10.A |
| ISL70218SRHF/PR0T0 | ISL70218 SRHF / PROTO | -55 to +125 | 10 Ld Flatpack | K10.A |
| ISL70218SRHMX | | -55 to +125 | DIE | |
| ISL70218SRHX/SAMPLE | | -55 to +125 | DIE | |
| ISL70218SRHMEVAL1Z | Evaluation Board | | | |

NOTES:

1. These Intersil Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.

2. For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL70218SRH</u>. For more information on MSL, please seeTech Brief <u>TB363</u>.

Absolute Maximum Ratings

| Maximum Supply Voltage 36V Maximum Differential Input Current 20mA Maximum Differential Input Voltage 36V or V 0.5V to V_+ + 0.5V Min/Max Input Voltage 36V or V 0.5V to V_+ + 0.5V Max/Min Input Voltage 36V or V 0.5V to V_+ + 0.5V Max/Min Input Current ±20mA Output Short-Circuit Duration (1 output at a time) Indefinite ESD Tolerance 55D |
|---|
| Human Body Model (Tested per MIL-PRF-883 3015.7). 3kV Machine Model (Tested per JESD22-A115-A). 300V Charged Device Model (Tested per CDM-22CI0ID). 2kV |

Thermal Information

| Thermal Resistance (Typical) | θ _{JA} (°C/W) | θ _{JC} (°C/W) |
|-------------------------------------|------------------------|------------------------|
| 10 Ld Flatpack Package (Notes 3, 4) | 130 | 20 |
| Storage Temperature Range | 6 | 5°C to +150°C |

Recommended Operating Conditions

| Ambient Operating Temperature Range . | 55°C to +125°C |
|--|--------------------------------|
| Maximum Operating Junction Temperature | re+150°C |
| Supply Voltage | 3V (+1.8V/-1.2V) to 30V (±15V) |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

3. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief <u>TB379</u> for details.

4. For θ_{JC} the "case temp" location is the center of the package underside.

MIN MAX PARAMETER DESCRIPTION CONDITIONS (Note 5) TYP (Note 5) UNIT **Offset Voltage** 40 230 Vos μV μV 290 µV/°C TCVos **Offset Voltage Drift** 0.3 1.4 ∆V_{os} Input Offset Voltage Match 44 280 μV μV 365 Input Offset Current -50 50 l_{os} 4 nA -75 75 nA Input Bias Current -575 -230 nA I_B -800 nA **Common Mode Input Voltage Range Guaranteed by CMRR Test** (V-) - 0.5 (V+) + 1.8۷ VCMIR ٧-٧ (V+) - 1.8 CMRR **Common-Mode Rejection Ratio** $V_{CM} = V_{-}$ to $V_{+} - 1.8V$ 100 118 dB $V_{CM} = V_{-}$ to $V_{+} - 1.8V$ 97 dB PSRR **Power Supply Rejection Ratio** $V_{\rm S} = 3V$ to 40V, 105 124 dB V_{CMIR} = Valid Input Voltage 100 _ dB $R_L = 10 k\Omega$ to ground 120 130 **Open-Loop Gain** dB AVOL $V_0 = -13V$ to +13V 115 dB $R_L = 10 k\Omega$ V_{OH} **Output Voltage High,** 110 mV V₊ to V_{OUT} 120 m٧ $\rm V_{OL}$ Output Voltage Low, $R_L = 10 k\Omega$ 70 m٧ V_{OUT} to V₋ 80 m٧ Supply Current/Amplifier ١_s 0.85 1.1 mΑ 1.4 mΑ Source Current Capability 10 mΑ I_{S^+} Sink Current Capability 10 I_{S-} mΑ Supply Voltage Range Guaranteed by PSRR 3 40 ۷ V_{SUPPLY}

Electrical Specifications $V_S \pm 15V$, $V_{CM} = 0$, $V_0 = 0V$, $R_L = Open$, $T_A = +25$ °C, unless otherwise noted. Boldface limits apply over the operating temperature range, -55°C to +125°C.

Electrical Specifications $V_S \pm 15V$, $V_{CM} = 0$, $V_0 = 0V$, $R_L = Open$, $T_A = +25$ °C, unless otherwise noted. Boldface limits apply over the operating temperature range, -55 °C to +125 °C. (Continued)

| PARAMETER | DESCRIPTION | CONDITIONS | MIN (Note 5) | ТҮР | MAX (Note 5) | UNIT |
|---|---|---|-----------------|--------|-----------------|-------------------|
| AC SPECIFICATI | ONS | | | | | |
| GBW | Gain Bandwidth Product | $A_{CL} = 101, V_{OUT} = 100mV_{P.P};$ $R_L = 2k$ | | 4 | | MHz |
| e _{np-p} | Voltage Noise | 0.1Hz to 10Hz, V _S = ±18V | | 300 | | nV _{P-P} |
| e _n | Voltage Noise Density | $f = 10Hz, V_S = \pm 18V$ | | 8.5 | | nV/√Hz |
| e _n | Voltage Noise Density | f = 100Hz, V _S = ±18V | | 5.8 | | nV/√Hz |
| e _n | Voltage Noise Density | $f = 1kHz, V_S = \pm 18V$ | | 5.6 | | nV/√Hz |
| e _n | Voltage Noise Density | f = 10kHz, V _S = ±18V | | 5.6 | | nV/√Hz |
| in | Current Noise Density | $f = 1kHz, V_S = \pm 18V$ | | 355 | | fA/√Hz |
| THD + N | Total Harmonic Distortion + Noise | 1kHz, G = 1, V ₀ = 3.5V _{RMS} , R _L = 10kΩ | | 0.0003 | | % |
| RANSIENT RES | SPONSE | | 1 | | L 1 | |
| SR | Slew Rate | $\textbf{A}_{\textbf{V}} = \textbf{1}, \textbf{R}_{\textbf{L}} = \textbf{2}\textbf{k}\boldsymbol{\Omega}, \textbf{V}_{\textbf{0}} = \textbf{1}\textbf{0}\textbf{V}_{\textbf{P-P}}$ | | ±1.2 | | V/µs |
| t _r , t _f , Small Signal | Rise Time 10% to 90% of V _{OUT} | $\label{eq:AV} \begin{aligned} \textbf{A}_{V} &= \textbf{1}, \textbf{V}_{OUT} = \textbf{100mV}_{P\text{-}P}, \textbf{R}_{f} = \textbf{0}\boldsymbol{\Omega}, \\ \textbf{R}_{L} &= 2k\boldsymbol{\Omega} \text{ to } \textbf{V}_{CM} \end{aligned}$ | | 100 | | ns |
| | Fall Time 90% to 10% of V _{OUT} | $\label{eq:AV} \begin{aligned} \textbf{A}_{V} &= \textbf{1}, \textbf{V}_{OUT} = \textbf{1}00m\textbf{V}_{\textbf{P},\textbf{P}}, \textbf{R}_{f} = \textbf{0}\boldsymbol{\Omega}, \\ \textbf{R}_{L} &= \textbf{2}k\boldsymbol{\Omega} \text{ to } \textbf{V}_{CM} \end{aligned}$ | | 100 | | ns |
| t _s | Settling Time to 0.01% 10V Step; 10% to V _{OUT} | | | 8.5 | | μs |

Electrical Specifications $V_{S} \pm 5V$, $V_{CM} = 0$, $V_{0} = 0V$, $T_{A} = +25$ °C, unless otherwise noted. Boldface limits apply over the operating temperature range, -55 °C to +125 °C.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN (Note 5) | ТҮР | MAX (Note 5) | UNIT |
|-------------------|------------------------------------|--|-----------------|------|-----------------|------|
| V _{os} | Offset Voltage | | | 40 | | μV |
| ΔV_{OS} | Input Offset Voltage Match | | | 44 | | μV |
| I _{OS} | Input Offset Current | | | 4 | | nA |
| I _B | Input Bias Current | | | -230 | | nA |
| V _{CMIR} | Common Mode Input Voltage Range | Guaranteed by CMRR Test | (V-) - 0.5 | | (V+) + 1.8 | v |
| | | | V- | | (V+) - 1.8 | v |
| CMRR | Common-Mode Rejection Ratio | $V_{CM} = V_{-} - 0.5V \text{ to } V_{+} - 1.8$ $V_{CM} = V_{-} \text{ to } V_{+} - 1.8V$ | | 117 | | dB |
| PSRR | Power Supply Rejection Ratio | V _S = 3V to 40V, V _{CMIR} = Valid Input Voltage | | 124 | | dB |
| A _{VOL} | Open-Loop Gain | $R_L = 10k\Omega$ to ground V ₀ = -3V to +3V | | 130 | | dB |
| v _{он} | Output Voltage High, | $R_L = 10k\Omega$ | | 65 | | mV |
| | V ₊ to V _{OUT} | | | 70 | | mV |
| V _{OL} | Output Voltage Low, | $R_L = 10 k\Omega$ | | 38 | | mV |
| | V _{OUT} to V ₋ | | | 45 | | mV |
| ۱ _s | Supply Current/Amplifier | | | 0.85 | | mA |
| I _{S+} | Source Current Capability | | | 8 | | mA |
| I _{S-} | Sink Current Capability | | | 8 | | mA |

Electrical Specifications $v_{s} \pm 5v$, $v_{cM} = 0$, $v_{0} = 0V$, $T_{A} = +25$ °C, unless otherwise noted. Boldface limits apply over the operating temperature range, -55 °C to +125 °C.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN (Note 5) | ТҮР | MAX (Note 5) | UNIT |
|---|--|---|-----------------|--------|-----------------|-------------------|
| AC SPECIFICAT | IONS | | | | • · · · | |
| GBW | Gain Bandwidth Product | | | 3.2 | | MHz |
| e _{np-p} | Voltage Noise | 0.1Hz to 10Hz | | 320 | | nV _{P-P} |
| e _n | Voltage Noise Density | f = 10Hz | | 9 | | nV/√Hz |
| e _n | Voltage Noise Density | f = 100Hz | | 5.7 | | nV/√Hz |
| e _n | Voltage Noise Density | f = 1kHz | | 5.5 | | nV/√Hz |
| e _n | Voltage Noise Density | f = 10kHz | | 5.5 | | nV/√Hz |
| in | Current Noise Density | f = 1kHz | | 380 | | fA/√Hz |
| THD + N | Total Harmonic Distortion + Noise | 1kHz, G = 1, V ₀ = 1.25V _{RMS} , R _L = 10k Ω | | 0.0003 | | % |
| RANSIENT RE | SPONSE | | | | 1 | |
| SR | Slew Rate | $A_V = 1, R_L = 2k\Omega, V_0 = 4V_{P-P}$ | | ±1 | | V/µs |
| t _r , t _f , Small Signal | Rise Time 10% to 90% of V _{OUT} | $\label{eq:constraint} \begin{array}{l} \textbf{A}_{V} = \textbf{1}, \textbf{V}_{OUT} = \textbf{100mV}_{P\!-\!P}, \textbf{R}_{f} = \textbf{0}\Omega, \\ \textbf{R}_{L} = 2k\Omega \textbf{to} \textbf{V}_{CM} \end{array}$ | | 100 | | ns |
| | Fall Time 90% to 10% of V _{OUT} | | | 100 | | ns |
| t _s | Settling Time to 0.01% 4V Step; 10% to V _{OUT} | | | 4 | | μs |

NOTE:

5. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

Post Radiation Characteristics $V_S \pm 15V$, $V_{CM} = 0V$, $V_0 = 0V$, $R_L = 0$ pen, $T_A = +25$ °C, unless otherwise noted. This data is typical test data post radiation exposure at a rate of 50 to 300 rad(Si)/s. This data is intended to show typical parameter shifts due to high dose radiation. These are not limits nor are they guaranteed.

| PARAMETER | DESCRIPTION | CONDITIONS | 50k RAD | 75k RAD | 100k RAD | UNIT |
|------------------|---|---|---------|---------|----------|------|
| V _{OS} | Offset Voltage | | 35 | 35 | 35 | μV |
| I _{OS} | Input Offset Current | | 2 | 3 | 5 | nA |
| I _B | Input Bias Current | | 200 | 400 | 575 | nA |
| CMRR | Common-Mode Rejection Ration | V _{CM} = -13V to +13V | 129 | 128 | 127 | dB |
| PSRR | Power Supply Rejection Ratio | $V_{S} = \pm 2.25V$ to $\pm 15V$ | 130 | 130 | 130 | dB |
| A _{VOL} | Open-Loop Gain | $V_0 = -13V$ to $+13V$ R _L = 10k Ω to ground | 131.6 | 131.1 | 131.1 | dB |
| V _{OH} | Output Voltage High V ₊ to V _{OUT} | $R_L = 10k\Omega$ to ground | 71 | 74 | 76 | mV |
| V _{OL} | Output Voltage Low V _{OUT} to V ₋ | $R_L = 10k\Omega$ to ground | 54 | 57 | 59 | mV |
| ا _S | Supply Current/Amplifier | | 830 | 830 | 830 | μA |
| RANSIENT RES | SPONSE | 1 | | 1 | u | |
| SR | Slew Rate | $A_V = 10, R_L = 2k\Omega, V_0 = 4V_{P-P}$ | 1.24 | 1.23 | 1.22 | V/µs |

Post Radiation Characteristics $V_S \pm 15V$, $V_{CM} = 0V$, $V_0 = 0V$, $R_L = 0$ pen, $T_A = +25$ °C, unless otherwise noted. This data is typical test data post radiation exposure at a rate of 10mrad(Si)/s. This data is intended to show typical parameter shifts due to low dose radiation. These are not limits nor are they guaranteed.

| PARAMETER | DESCRIPTION | CONDITIONS | 20k RAD | 50k RAD | 100k RAD | UNIT |
|-----------------|--------------------------|------------|---------|---------|----------|------|
| V _{OS} | Offset Voltage | | 21 | 15 | 10 | μV |
| I _{OS} | Input Offset Current | | 8 | 10 | 10 | nA |
| Ι _Β | Input Bias Current | | 130 | 130 | 130 | nA |
| ۱ _S | Supply Current/Amplifier | | 625 | 615 | 600 | μA |




FIGURE 3. Vos vs TEMPERATURE




FIGURE 4. INPUT OFFSET VOLTAGE vs INPUT COMMON MODE VOLTAGE, V_S = $\pm 15 \text{V}$




FIGURE 5. I_{BIAS} vs V_S






FIGURE 6. IBIAS VS TEMPERATURE VS SUPPLY








FIGURE 8. CMRR vs TEMPERATURE, $V_S = \pm 5V$




FIGURE 9. CMRR vs FREQUENCY, $V_s = \pm 15V$






FIGURE 11. PSRR vs FREQUENCY, $V_s = \pm 15V$












FIGURE 13. OPEN-LOOP GAIN, PHASE vs FREQUENCY, $V_S = \pm 15V$





FIGURE 14. FREQUENCY RESPONSE vs CLOSED LOOP GAIN








FIGURE 18. GAIN vs FREQUENCY vs SUPPLY VOLTAGE




FIGURE 15. GAIN vs FREQUENCY vs R_L , $V_S = \pm 15V$




FIGURE 17. GAIN vs FREQUENCY vs OUTPUT VOLTAGE




FIGURE 19. OUTPUT OVERHEAD VOLTAGE vs TEMPERATURE, V_{S} = $\pm 15 V,\,R_{L}$ = 10k




FIGURE 20. OUTPUT OVERHEAD VOLTAGE vs TEMPERATURE, V_S = $\pm 5 V, \ R_L$ = 10k




FIGURE 21. OUTPUT OVERHEAD VOLTAGE HIGH vs LOAD CURRENT, V_S = $\pm 5V$ and $\pm 15V$




FIGURE 23. OUTPUT VOLTAGE SWING vs LOAD CURRENT, $V_S = \pm 15V$




FIGURE 22. OUTPUT OVERHEAD VOLTAGE LOW vs LOAD CURRENT, V_{S} = $\pm 5V$ and $\pm 15V$




FIGURE 24. OUTPUT VOLTAGE SWING vs LOAD CURRENT, $V_S = \pm 5V$




FIGURE 25. SUPPLY CURRENT vs TEMPERATURE vs SUPPLY VOLTAGE




FIGURE 26. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 27. INPUT NOISE VOLTAGE (en) AND CURRENT (in) vs FREQUENCY, $V_S = \pm 18V$




FIGURE 29. INPUT NOISE VOLTAGE 0.1Hz TO 10Hz, V_S = ±18V




FIGURE 28. INPUT NOISE VOLTAGE (en) AND CURRENT (in) vs FREQUENCY, $V_S = \pm 5V$




FIGURE 30. INPUT NOISE VOLTAGE 0.1Hz TO 10Hz, $V_S = \pm 5V$




FIGURE 31. THD+N vs FREQUENCY vs TEMPERATURE, $A_V = 1, 10, R_L = 2k$




FIGURE 32. THD+N vs FREQUENCY vs TEMPERATURE, $A_V = 1, 10, R_L = 10k$




FIGURE 33. THD+N vs OUTPUT VOLTAGE (V_{OUT}) vs TEMPERATURE, A_V = 1, 10, R_L = 2k




FIGURE 35. LARGE SIGNAL 10V STEP RESPONSE, $V_S = \pm 15V$




FIGURE 34. THD+N vs OUTPUT VOLTAGE (V_{OUT}) vs TEMPERATURE, $A_V = 1, 10, R_L = 10k$






FIGURE 36. LARGE SIGNAL 4V STEP RESPONSE, $V_S = \pm 5V$








FIGURE 38. NO PHASE REVERSAL






FIGURE 39. POSITIVE OUTPUT OVERLOAD RESPONSE TIME, $V_S = \pm 15V$









FIGURE 40. NEGATIVE OUTPUT OVERLOAD RESPONSE TIME, V_{S} = $\pm 15 \text{V}$








FIGURE 43. OUTPUT IMPEDANCE vs FREQUENCY, $V_s = \pm 15V$




FIGURE 44. OUTPUT IMPEDANCE vs FREQUENCY, $V_S = \pm 5V$




FIGURE 45. OVERSHOOT vs CAPACITIVE LOAD, $V_s = \pm 15V$




FIGURE 47. IMAX OUTPUT VOLTAGE vs FREQUENCY




FIGURE 46. OVERSHOOT vs CAPACITIVE LOAD, $V_S = \pm 5V$




FIGURE 48. SHORT CIRCUIT CURRENT vs TEMPERATURE, $V_s = \pm 15V$

Applications Information

Functional Description

The ISL70218SRH is a dual, 3.2MHz, single-supply, rail-to-rail output amplifier with a common mode input voltage range extending to a range of 0.5V below the V- rail. The input stage is optimized for precision sensing of ground-referenced signals in single-supply applications. The input stage is able to handle large input differential voltages without phase inversion, making this amplifier suitable for high-voltage comparator applications. The bipolar design features high open loop gain and excellent DC input and output temperature stability. This op amp features very low quiescent current of 850µA, and low temperature drift. The device is fabricated in a new precision 40V complementary bipolar DI process and is immune from latch-up for up to a 36V supply range.

Operating Voltage Range

The op amp is designed to operate over a single supply range of 3V to 36V or a split supply voltage range of +1.8V/-1.2V to ±18V. The device is fully characterized at 30V (±15V). Both DC and AC performance remain virtually unchanged over the complete operating voltage range. Parameter variation with operating voltage is shown in the "Typical Performance Curves" beginning on page 6.

The input common mode voltage to the V+ rail (V+ - 1.8V over the full temperature range) may limit amplifier operation when operating from split V+ and V- supplies. Figure 4 shows the common mode input voltage range variation over temperature.

Input Stage Performance

The ISL70218SRH PNP input stage has a common mode input range extending up to 0.5V below ground at +25°C. Full amplifier performance is guaranteed for input voltage down to ground (V-) over the -55°C to +125°C temperature range. For common mode voltages down to -0.5V below ground (V-), the amplifiers are fully functional, but performance degrades slightly over the full temperature range. This feature provides excellent CMRR, AC performance, and DC accuracy when amplifying low-level, ground-referenced signals.

The input stage has a maximum input differential voltage equal to a diode drop greater than the supply voltage and does not contain the back-to-back input protection diodes found on many similar amplifiers. This feature enables the device to function as a precision comparator by maintaining very high input impedance for high-voltage differential input comparator voltages. The high differential input impedance also enables the device to operate reliably in large signal pulse applications, without the need for anti-parallel clamp diodes required on MOSFET and most bipolar input stage op amps. Thus, input signal distortion caused by nonlinear clamps under high slew rate conditions is avoided.

In applications in which one or both amplifier input terminals is at risk of exposure to voltages beyond the supply rails, current-limiting resistors may be needed at each input terminal (see Figure 49, R_{IN} +, R_{IN} -) to limit current through the power-supply ESD diodes to 20mA.




FIGURE 49. INPUT ESD DIODE CURRENT LIMITING

Output Drive Capability

The bipolar rail-to-rail output stage features low saturation levels that enable an output voltage swing to less than 15mV when the total output load (including feedback resistance) is held below 50 μ A (Figures 21 and 22). With ±15V supplies, this can be achieved by using feedback resistor values >300k Ω .

The output stage is internally current limited. Output current limit over temperature is shown in Figures 23 and 24. The amplifiers can withstand a short circuit to either rail as long as the power dissipation limits are not exceeded. This applies to only one amplifier at a time for the dual op amp. Continuous operation under these conditions may degrade long-term reliability.

The amplifiers perform well when driving capacitive loads (Figures 45 and 46). The unity gain, voltage follower (buffer) configuration provides the highest bandwidth but is also the most sensitive to ringing produced by load capacitance found in BNC cables. Unity gain overshoot is limited to 35% at capacitance values to 0.33nF. At gains of 10 and higher, the device is capable of driving more than 10nF without significant overshoot.

Output Phase Reversal

Output phase reversal is a change of polarity in the amplifier transfer function when the input voltage exceeds the supply voltage. The ISL70218SRH is immune to output phase reversal out to 0.5V beyond the rail (V_{ABS MAX}) limit (Figure 38).

Single Channel Usage

The ISL70218SRH is a dual op amp. If the application requires only one channel, the user must configure the unused channel to prevent it from oscillating. The unused channel oscillates if the input and output pins are floating. This results in higher-than-expected supply currents and possible noise injection into the channel being used. The proper way to prevent oscillation is to short the output to the inverting input, and ground the positive input (Figure 50).



FIGURE 50. PREVENTING OSCILLATIONS IN UNUSED CHANNELS

Power Dissipation

It is possible to exceed the +150 °C maximum junction temperatures under certain load and power supply conditions. It is therefore important to calculate the maximum junction temperature (T_{JMAX}) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related using Equation 1:

$$\mathbf{T}_{\mathsf{JMAX}} = \mathbf{T}_{\mathsf{MAX}} + \theta_{\mathsf{JA}} \mathbf{x} \mathbf{P} \mathbf{D}_{\mathsf{MAXTOTAL}}$$
(EQ. 1)

where

- PD_{MAXTOTAL} is the sum of the maximum power dissipation of each amplifier in the package (PD_{MAX})
- T_{MAX} = Maximum ambient temperature
- Θ_{JA} = Thermal resistance of the package

PD_{MAX} for each amplifier can be calculated using Equation 2:

$$PD_{MAX} = V_{S} \times I_{qMAX} + (V_{S} - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_{L}}$$
(EQ. 2)

where

- PD_{MAX} = Maximum power dissipation of one amplifier
- V_S = Total supply voltage
- I_{gMAX} = Maximum quiescent supply current of one amplifier
- V_{OUTMAX} = Maximum output voltage swing of the application
- R_L = Load resistance

Package Characteristics

Weight of Packaged Device

0. 4029 grams (Typical)

Lid Characteristics

Finish: Gold Potential: Floating

Die Characteristics

Die Dimensions

1565µm x 2125µm (62mils x 84mils) Thickness: 355µm \pm 25µm (14 mils \pm 1 mil)

Interface Materials

GLASSIVATION

Type: Nitrox Thickness: 15kÅ

Metallization Mask Layout

TOP METALLIZATION

Type: AlCu (99.5%/0.5%) Thickness: 30kÅ

BACKSIDE FINISH

Silicon

PROCESS

PR40

ASSEMBLY RELATED INFORMATION


SUBSTRATE POTENTIAL

Unbiased

ADDITIONAL INFORMATION

WORST CASE CURRENT DENSITY

 $< 2 \text{ x } 10^5 \text{ A/cm}^2$



Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

| DATE | REVISION | CHANGE |
|----------|----------|--|
| 8/17/11 | FN7871.1 | Removed coming soon from parts ISL70218SRHMF AND ISL70218SRHMX AND ISL70218SRHX/SAMPLE in Ordering Information Table. |
| 8/9/2011 | FN7871.0 | Initial Release |

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to <u>www.intersil.com/products</u> for a complete list of Intersil product families.

For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL70218SRH

To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff

FITs are available from our website at: http://rel.intersil.com/reports/search.php


For additional products, see <u>www.intersil.com/product_tree</u>


Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Ceramic Metal Seal Flatpack Packages (Flatpack)





NOTES:

- Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternately, a tab (dimension k) may be used to identify pin one.
- 2. If a pin one identification mark is used in addition to a tab, the limits of dimension k do not apply.
- 3. This dimension allows for off-center lid, meniscus, and glass overrun.
- 4. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 5. N is the maximum number of terminal positions.
- 6. Measure dimension S1 at all four corners.
- 7. For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
- Dimension Q shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension Q minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH.

K10.A MIL-STD-1835 CDFP3-F10 (F-4A, CONFIGURATION B) 10 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE

| | INC | HES | MILLIN | IETERS | |
|--------|-------|-----------|--------|--------|-------|
| SYMBOL | MIN | MAX | MIN | MAX | NOTES |
| А | 0.045 | 0.115 | 1.14 | 2.92 | - |
| b | 0.015 | 0.022 | 0.38 | 0.56 | - |
| b1 | 0.015 | 0.019 | 0.38 | 0.48 | - |
| С | 0.004 | 0.009 | 0.10 | 0.23 | - |
| c1 | 0.004 | 0.006 | 0.10 | 0.15 | - |
| D | - | 0.290 | - | 7.37 | 3 |
| Е | 0.240 | 0.260 | 6.10 | 6.60 | - |
| E1 | - | 0.280 | - | 7.11 | 3 |
| E2 | 0.125 | - | 3.18 | - | - |
| E3 | 0.030 | - | 0.76 | - | 7 |
| е | 0.050 | 0.050 BSC | | BSC | - |
| k | 0.008 | 0.015 | 0.20 | 0.38 | 2 |
| L | 0.250 | 0.370 | 6.35 | 9.40 | - |
| Q | 0.026 | 0.045 | 0.66 | 1.14 | 8 |
| S1 | 0.005 | - | 0.13 | - | 6 |
| М | - | 0.0015 | - | 0.04 | - |
| Ν | 1 | 0 | | 10 | - |

Rev. 0 3/07