

## Contents

Page Section Title

4
5

7
7
7
7
8
9
9
12
13
14
14
15
15

1. Introduction
1.1. Features
2. Functional Description
2.1. CVBS Front-end
2.1.1. Source Select
2.1.2. Signal Levels and Gain Control
2.1.3. Clamping
2.1.4. Synchronization
2.1.5. Chroma Decoder
2.1.6. Luminance Processing
2.2. RGB Front-end
2.2.1. Source Select
2.2.2. Signal Magnitudes and Gain Control
2.2.3. Clamping
2.2.4. Digital Prefiltering
2.2.5. $\quad$ RGB $\rightarrow$ YUV Matrix
2.2.6. Contrast, Brightness and Saturation Control of Input Signal
2.2.7. $\quad$ Soft Mix
2.2.8. Static Switch mode
2.2.9. Static Mixer mode
2.2.10. Dynamic Mixer mode
2.2.11. FBL Activity and Overflow Detection
2.3. Input Processing
2.3.1. Horizontal Prescaler
2.3.2. Noise Reduction
2.3.3. Noise Measurement
2.3.4. Letterbox Detection
2.4. Output Processing
2.4.1. Horizontal Postscaler
2.4.1.1. Panorama Mode
2.4.2. Operation Modes
2.5. Display Processing
2.5.1. Peaking
2.5.2. Digital Color Transition Improvement (DCTI)
2.5.3. Coarse and Fine Delay
2.5.4. Oversampling and DAC
2.5.5. Output-Sync Controller
2.5.5.1. HOUT Generator
2.5.5.2. VOUT Generator
2.5.5.3. BLANK Generator
2.5.5.4. Background Generator
2.5.5.5. Window Function
2.5.6. Digital 656 Input
2.5.7. Digital 656 Output
2.6. Clock Concept
2.6.1. Line-locked Clock Generator

## Contents, continued

| Page | Section | Title |
| :--- | :--- | :--- |
| 34 | 3. | $I^{2} C$ Bus Interface |
| 34 | 3.1. | $I^{2} C$ Bus Slave Address |
| 34 | 3.1 .1. | $I^{2} C$ Bus Format |
| 40 | 3.1 .2. | $I^{2} C$ Bus List in Alphabetical Order |
| 46 | 3.1 .3. | $I^{2} C$ Bus Command Table |
| 52 | 3.1 .4. | $I^{2} C$ Bus Command Description |
|  |  |  |
| 105 | 4. | Specifications |
| 105 | 4.1. | Outline Dimensions |
| 106 | 4.2. | Pin Connections and Short Descriptions for VSP 9402 and VSP 9412 ${ }^{1}$ ) |
| 109 | 4.3. | Differing Pin Connections and Short Descriptions for VSP 9412 |
| 110 | 4.4. | Pin Configurations |
| 112 | 4.5. | Pin Circuits |
| 114 | 4.6. | Electrical Characteristics |
| 114 | 4.6 .1. | Absolute Maximum Ratings |
| 117 | 4.6 .2. | Recommended Operating Conditions |
| 119 | 4.6 .3. | Characteristics |
| 119 | 4.6 .3 .1. | General Characteristics |
| 121 | 4.6 .3 .2 | $I^{2} C$ Bus Characteristics |
| 123 | 5. | Application Circuit |
| 125 | 5.1. | Application Overview |
| 126 | 6. | Data Sheet History |

## Powerful Scan-Rate Converter <br> including Multistandard Color Decoder

Release Note: Revision bars indicate significant changes to the previous edition.

## 1. Introduction

The VSP $94 \times 2 \mathrm{~A}$ (PRIMUS) is a new component of the Micronas MEGAVISION ${ }^{\circledR}$ IC set in a CMOS embedded DRAM technology. The VSP 94x2A comprises all main functions of a digital featurebox in one monolithic IC. The number of features is limited in favor of a lowcost solution, but no trade-off has been made concerning picture quality.

The family is ideally suited to work in conjunction with the deflection processors SDA 9380 (9402/32) and DDP 3315C (9412/42). In combination with the 'digital TV decoder' MDE 9500, double-scan iDTV is possible.

The package is upward pin-compatible to other medium-range and high-end devices of the VSP 94xy family. A $50 / 60 \mathrm{~Hz}$ derivative is also available (9432, 9442). The device comprises a digital multistandard color decoder, an RGB interface with fast-blank capability (SCART), digital ITU656 input, scaling units including panorama, embedded DRAM for upconversion, picture improvements, temporal noise reduction, as well as A/D and D/A converters.

Table 1-1: PRIMUS' versions

| Version | Scan Rate <br> Conversion | Digital Input | Digital Output | Analog Output |
| :--- | :--- | :--- | :--- | :--- |
| $9402 \mathrm{~A}(\mathrm{~B} 13)$ | $100 \mathrm{i} / 120 \mathrm{i}$ | $(\checkmark)^{1)}$ | $(\checkmark)^{1)}$ | $\checkmark$ |
| $9412 \mathrm{~A}(\mathrm{~B} 14)$ | $100 \mathrm{i} / 120 \mathrm{i}$ | $\checkmark$ | $\checkmark$ |  |
| 1 1) Input and output cannot be used at same time (pin sharing) |  |  |  |  |

Table 1-2: Hardware Compatibility and Suited Backend ICs

| Hardware Compatible 1) | Suited Backend IC |  |  |  |
| :--- | :--- | :--- | :---: | :---: |
|  | DDP 3315C | SDA 9380 |  |  |
| VSP 9402A, | $\checkmark$ | $\checkmark$ |  |  |
| VSP 9405B, VSP 9435B |  |  |  |  |
| VSP 9407B, VSP 9437B | (No ITU656 input possible) |  |  |  |
| VSP 9412A, |  |  |  |  |
| VSP 9415B, VSP 9445B | $\checkmark$ | $\checkmark$ |  |  |
| VSP 9417B, VSP 9447B |  |  |  |  |
| VSP 9425B, VSP 9427B | 1) With some restrictions. Please refer to pin description and/or respective application note |  |  |  |

### 1.1. Features

- Integrated video matrix switch
- Up to seven CVBS inputs, up to two Y/C inputs,
- Three CVBS outputs (Y/C inputs signals are combined to CVBS output format)
- 9 bit amplitude resolution for CVBS, Y/C A/D converter
- AGC (Automatic Gain Control)
- Multi-standard color decoder
- PAL/NTSC/SECAM including all substandards
- Automatic recognition of chroma standard
- Only one crystal necessary for all standards
- RGB-FBL or YUV-H-V input
- 8 bit amplitude resolution for RGB or YUV
- 8 bit amplitude resolution for FBL or H
- ITU656 support (version dependent, refer to next chapter)
- ITU656 input/output
- DS656 output (double-scan '656-like’ output)
- Letterbox detection
- Noise reduction
- Temporal noise reduction
- Field-based temporal noise reduction for luminance and chrominance
- Different motion detectors for luminance and chrominance or identical
- Flexible programming of the temporal noise reduction parameters
- Automatic measurement of the noise level
- Horizontal scaling of the $1 \mathrm{f}_{\mathrm{H}}$ signal
- Split-screen possible with additional PiP or Text processor
- Flexible digital horizontal scaling of the $2 \mathrm{f}_{\mathrm{H}}$ signal
- Scaling factors: $3, \ldots, 0.75$ including $16: 9$ compatibility
- 5 zone panorama generator
- Embedded memory
- On-chip memory controller
- Embedded DRAM core for field memory
- SRAM for PAL/SECAM delay line
- Data format 4:2:2
- Flexible clock and synchronization concept
- Horizontal line-locked or free-running mode
- Vertical locked or free-running mode
- Scan-rate-conversion
- Simple interlaced modes ( $100 / 120 \mathrm{~Hz}$ ): AABB, AAAA, BBBB (9402A/9412A only)
- No scan-rate-conversion modes $(50 / 60 \mathrm{~Hz})$ : AB , AA, BB (9432A/9442A only)
- Flexible output sync controller
- Flexible positioning of the output signal
- Flexible programming of the output sync raster
- 'Blank signal' generation
- Signal manipulations
- Still field
- Insertion of colored background
- Windowing
- Vertical chrominance shift for improved VCR picture quality
- Sharpness improvement
- Digital color transition improvement (DCTI)
- Peaking (luminance)
- Three D/A converters
- 9 bit amplitude resolution for $\mathrm{Y},-(\mathrm{R}-\mathrm{Y})$, -(B-Y) output
- 72 MHz clock frequency
- Two-fold oversampling for anti-imaging
- Simplification of external analog postfiltering
- 1920 active pixel/per line in default configuration
- $\mathrm{I}^{2} \mathrm{C}$-bus control (400 kHz)
- Selectable $\mathrm{I}^{2} \mathrm{C}$ address
- $1.8 \mathrm{~V} \pm 5 \%$ and $3.3 \mathrm{~V} \pm 5 \%$ supply voltages
- PMQFP80-1 package


Fig. 1-1: Block Diagram

## 2. Functional Description

All $I^{2} \mathrm{C}$ bus registers mentioned are printed in bold and italics (e.g. YCDEL).

### 2.1. CVBS Front-end

The CVBS front-end consists of the color decoding circuit itself, a sync processing circuit for generation of $\mathrm{H} /$ V signals out of the CVBS signal, and the luminance processing. The main task of the luminance processing is to remove the color carrier by means of a notch filter. For PAL and SECAM operation a baseband delay line is used for U and V signals. This can be used as comb filter in NTSC operation (only for chrominance). The RGB input can either be used as an overlay for the CVBS channel (RGB+FBL) or as a full master channel ( $\mathrm{RGB}+\mathrm{H} / \mathrm{V}$ ). The overlay is done by means of a softmix and can be used e.g. for 'SCART' connector. This block contains a matrix (for RGB signals) which is switched off for YUV (e.g. YPbPr) input signals. A CBS (contrast, brightness, saturation) control makes the input signal adjustable.

### 2.1.1. Source Select

Fig. 2-1 shows the analog front-end. The analog CVBS signal can be fed to the inputs CVBS1... 7 of VSP $94 \times 2 \mathrm{~A}$ (amplitude $0.5 \ldots 1.5 \mathrm{~V}_{\mathrm{pp}}$ ). One signal is selected via CVBSEL1 and fed to the first ADC. A second signal is selected via CVBSEL2 and fed to the other ADC. CVBS4\&5 or CVBS6\&7 are intended to be use as separate Y/C inputs (YCSEL). After clamping to the back porch both signals are AD-converted with an amplitude resolution of 9 bit. The AD conversion is done using a 20.25 MHz freerunning stable crystal clock. Before the A to D conversion the signals are lowpass filtered to avoid antialias effects. Three inputs
can be looped back to output CVBSO1-3 (CVBOSEL1, CVBOSEL2, CVBOSEL3). A signal addition is performed to output a CVBS signal even when separate $\mathrm{Y} / \mathrm{C}$ signals are used at input. Inputs that are not used are roughly clamped to fit in the allowed voltage region. For stand-by operation (powerdown mode), A/D and D/A converter are switched off by STANDBY keeping the source-selector operational.

### 2.1.2. Signal Levels and Gain Control

To adjust to different CVBS input voltages a digitally working automatic gain control is implemented. Input voltages in the range between 0.6 to $1.8 \mathrm{~V}_{\mathrm{pp}}$ can be applied to the CVBS inputs.

For best signal-to-noise ratio the maximum available CVBS amplitude is recommended.

The AGC behavior can be chosen from four possible modes (AGCMD) (see Table 2-1).

Table 2-1: AGC Modes

| AGCMD | AGC Operation Mode |
| :--- | :--- |
| 00 | AGC uses the height of the sync pulse <br> as a reference and additionally reduces <br> amplification when ADC overflows |
| 01 | AGC uses the height of the sync pulse <br> as a reference |
| 10 | AGC uses only ADC overflows |
| 11 | AGC is disabled and the ADC fits to the <br> values given in AGCADJ1 |



Fig. 2-1: Input Selection


Fig. 2-2: CVBS, Y and C Amplitude Characteristics.

When using the sync height based AGC mode, the A/D gain increases or decreases depending on the incoming signal. When using overflow detection only, the gain is set to maximum and is reduced whenever an 'overflow' occurs.

The signal is low pass filtered so that chrominance and noise are not used for detection. The threshold can be adjusted by PWTHD. A setting of '11' equals 511 and means an overflow of the ADC. Other settings react for a lower level. The gain only becomes higher when a change of the channel is detected or is manually reset by AGCRES. AGCFRZE holds the current AGC value.

A manual setting of the ADCs gain control is possible using the parameters AGCADJ1 and AGCADJ2.

The conversion range (CR) is bigger than the signal range (SRY, SRC) leaving a headroom for overshoots (see Fig. 2-2).


Fig. 2-3: CVBS ADC Characteristic

### 2.1.3. Clamping

The timing of the clamping (pulse) control signals for the analog inputs are derived from its corresponding CVBS input signal. The clamping algorithm works with a split measurement pulse and a clamping pulse. The measurement pulse is used to detect the clamping error. The clamping pulse is used to enable current sources for reducing the detected clamping errors. The start and length of the measurement signals are independently adjustable for both channels (CLMPST1,
CLMPD1, CLMPST2, CLMPD2).
The same applies for the clamping signals (CLMPST1S, CLMPD1S, CLMPST2S, CLMPD2S). Clamping and measurement signals for RGB channel are not separate. Clamping for these ADC are controlled by CLMPST2S and CLMPD2S only. Clamping can be suppressed for some lines by CLMPLOW and CLMPHIGH to ignore copyprotection information. No external sync signals are required.


Fig. 2-4: Clamping Signals

Table 2-2: Clamping Adjustment

| Signal | Description |
| :--- | :--- |
| CLMPST1 | Measurement pulse start for ADC1 |
| CLMPD1 | Measurement pulse duration for ADC1 |
| CLMPST1S | Clamping pulse start for ADC1 |
| CLMPD1S | Clamping pulse duration for ADC1 |
| CLMPST2 | (Measurement pulse start for ADC2) |
| CLMPD2 | (Measurement pulse duration for ADC2) |
| CLMPST2S | Measure and clamp start for RGBF-ADC (clamping start for ADC2) |
| CLMPD2S | Measure and clamp duration for RGBF-ADC (clamping duration for ADC2 |

### 2.1.4. Synchronization

After elimination of the high frequent components of the CVBS signal by a low pass filter, horizontal and vertical sync pulses are separated. Horizontal sync pulses are generated by a digital phase locked loop. The time constant can be adjusted between fast and slow behavior in four steps (PLLTC) to accommodate different input sources (e.g. VCR). The time-constant can be changed during normal operation without visible picture degradation. A fine tuning of the PLL time constant can be done by NSRED.

Additional weak input signals from a satellite dish ('fish') become more stable when SATNR is enabled. Vertical sync pulses are separated by integration of equalizing pulses. A vertical flywheel mode improves vertical sync separation for weak signals (VFLYWHL, VFLYWHLMD).

Additionally, v-syncs may be gated by VTHRL and VTHRH to reject invalid v-syncs (independently adjustable for 50 and 60 Hz sources) if no input signal is connected the device switches to a freeruning mode. The device can be configured to switch-on background color when no or only a weak signal is applied (NOSIGB). 50 Hz or 60 Hz operation for sync separation may be forced separately or selected to work automatically (FLNSTRD).

### 2.1.5. Chroma Decoder

The digital multistandard chroma decoder is able to decode NTSC and PAL signals with a subcarrier frequency of 3.58 MHz and 4.43 MHz (PAL $\mathrm{B}^{*} / \mathrm{N} /$ $60^{\dagger}$, NTSC M/4.4) as well as SECAM signals with automatic standard detection. Alternatively a standard can be forced. The demodulation is done with a regenerated color-carrier. To enable a factory adjustment of the crystal frequency, the frequency of the regenerated subcarrier can be adjusted via SCADJ. For this purpose the crystal deviation (SCDEV) can be read out via $I^{2} \mathrm{C}$ after chroma PLL locking (indicated by SCOUTEN) and can be stored in $\mu \mathrm{C}$ ROM for SCADJ. For test purposes, CPLLOF allows the opening of the chroma PLL loop.

For adjustment to the specific operational area an automatic norm detection is selectable. Available 50 Hz color standards are PAL B, PAL N and SECAM. Available 60 Hz color standards are NTSC M, PAL M, PAL60 and NTSC44. For each line standard, one or more color standards can be enabled for automatic chroma standard detection. Please refer to Table 23: and Table 2-4: for allowed combinations.

The standard detection process can be set to slow or fast behavior (LOCKSP). In slow behavior, 25 fields are used to detect the standard, whereas 15 fields are used in fast behavior. If the detection was not successful during this time frame, the system will switch to the next enabled TV Standard.

[^0]Table 2-3: Allowed combinations for color-standard search $(50 \mathrm{~Hz})$

| Standard | CSTAND |  |  |
| :--- | :--- | :--- | :--- |
| $\mathbf{( 5 0 ~ H z )}$ | D2 | D1 | D0 |
| None | 0 | 0 | 0 |
| PAL N | 0 | 0 | 1 |
| PAL B | 0 | 1 | 0 |
| SECAM | 1 | 0 | 0 |
| Automatic <br> PAL BG / SECAM | 1 | 1 | 0 |

Table 2-4: Allowed combinations for color-standard search $(60 \mathrm{~Hz})$

| Standard | CSTAND |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| (60 Hz) | D6 | D5 | D4 | D3 |
| PAL M | 0 | 0 | 1 | 0 |
| NTSC M | 0 | 1 | 0 | 0 |
| NTSC44 | 1 | 0 | 0 | 0 |
| Automatic <br> PAL M / NTSC M | 0 | 1 | 1 | 0 |
| Automatic <br> NTSC M / <br> NTSC44/PAL60 | 1 | 1 | 0 | $0(!)$ |

In addition, a standard can be forced as well. AMSTD50 selects whether PAL B or SECAM is tried first in the automatic routine. AMSTD60 selects whether NTSC44/PAL60 or NTSC M is tried first. Both bits can also be set for automatic detection, then the last detected chroma standard will be used. For SECAM detection, a choice between different recognition levels is possible (SCMIDL, SCMREL) and the evaluated burst position is shiftable (BGPOS).

Color standard (STDET), line standard (LNSTDRD) and color killer status (CKSTAT) can be read out.

An Automatic Chroma Control (ACC) produces a stable output for input chroma variations from (approximately) -30 dB to +6 dB compared to nominal burst value. The ACC reference value is programmable for NTSC and PAL independently (NTSCREF, PALREF) to ensure correct color saturation. With ACCFIX, the ACC is disabled and a constant value (dependent on NTSCREF and PALREF) is used instead.

ACCFRZ holds the current ACC value. The maximum amplification of the ACC can be limited by ACCLIM.

This results a smooth attenuation of color intensity for weak color carrier (see Fig. 2-5).


PAL, NTSC operation


SECAM operation
Fig. 2-5: Color Killer Adjustment

If the chrominance signal is below an adjustable threshold (CKILL (PAL; NTSC) or CKILLS (SECAM)) the color is switched off. To prevent on / off switching, a hysteresis is given by CON or CONS which is the value of switching on the color. COLON switches on the color under any circumstance.

The output of the color decoder can be set to UV or CrCb data by CRCB. For NTSC only, the color impression (tint) can be adjusted by the Hue Control between $-88^{\circ}$ and $90^{\circ}$ in steps of $0.7^{\circ}($ HUE $)$. Low chrominance values (+/- 1... 3 LSB) may be deleted by UV-coring (UVCOR). The Chroma bandwidth can be adjusted by CHRF. The setting value of CHRF has no linear impact to the chroma bandwidth. The frequency response of the Chroma bandfilter are shown in Figure 2-7. Also a filter with asymmetrical characteristic around the color carrier is available (IFCOMP) (Figure 2-7). For SECAM mode, the de-emphasis filter can be adjusted by DEEMPFIR and DEEMPIIR. The bell filter can be adjusted by BELLFIR and BELLIIR.

The delay between $Y$ and $C$ is well aligned and can also be adjusted in steps of 50 ns (YCDEL). No picture shifting occurs when switching between different color standards (e.g. SECAM -> PAL). A delay-line is implemented for PAL and SECAM signals. It acts as a simple chrominance comb-filter for NTSC and can be disabled by COMB. This improves the vertical chroma resolution, but cross-color remains.


Fig. 2-6: Chroma Filter Characteristics


Fig. 2-7: IF Prefilter

### 2.1.6. Luminance Processing

A luminance notch filter is implemented to separate the chroma information from the luminance. Depending on the color standard, one out of three different notch characteristics is chosen ('PAL', 'NTSC', 'SECAM') automatically.

For PAL and Secam the respective notch filters have 5 different characteristics each. The luminance notch filter for NTSC can be set to 4 different filter response curves. They can be selected by NTCHSEL. Alternatively, no notch should be used for Y/C input (NOTCHOFF). The filter characteristics can be found in Figure 2-8. In SECAM operation, the notch filter can be fixed to one frequency or toggle between 4.4 MHz and 4.25 MHz depending on the transmitted color (Dr, Db) (SECNTCH).

A simple lowpass-filter can be enabled by LPPOST to further reduce high-frequency noise component from the CVBS signal.


Fig. 2-8: Filter Characteristics for NTSC, PAL M and PAL N


Fig. 2-9: Filter Characteristics for PAL B/G, NTSC44, PAL60


Fig. 2-10: Filter Characteristics for SECAM (SECNTCH='01', 4.25 MHz)


Fig. 2-11: Filter Characteristics for $\mathrm{Y} / \mathrm{C}$ mode.

The black level can be shifted by the parameter LMOFST. This is required to compensate 7.5 IRE offsets in some input signals (e.g. NTSC) The positive or negative offset is added to the $Y$ signal before scaling.


Fig. 2-12: Adjustment of 'Black' to 'Blankingvalue' at Analog Output.

### 2.2. RGB Front-end

An analog RGB input port for an external RGB or YUV source is available. The incoming signal is clamped to the back porch by a clamping pulse. As the memory is only able to store a 4:2:2 picture, the YUV input signal is downconverted to $4: 2: 2$. There are two operation modes available. The first one uses this input as an overlay input (soft mix). The RGB or YUV signal must then be synchronized to the main CVBS/YC signal. The second so called independent mode uses RGB /

YUV including sync or H/V signals. This can be used, for example, for a DVD player or set-top-box. When using H sync from a non CVBS input (e.g. separate H sync) this must be indicated by HINP. The usage of separate V sync must be set by VINP.

The delay of luminance and fast-blank can be adjusted by YFDEL, and chrominance can be delay adjusted by UVDEL. If necessary, a fine adjustment of the fast blank can be set by the parameter FBLDEL.

Table 2-5: Possible input signals for RGB Front-end

| Input Signal | FBLIN $^{\prime}$ | $\mathbf{V}_{\mathbf{I N}}$ | Sync Separation | Remark | Hinp | Vinp |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| RGB | CVBS $^{1)}$ |  | Sync on CVBS |  | 1 | 0 |
| YUV | CVBS $^{1)}$ |  | Sync on CVBS |  | 1 | 0 |
| RGB | H $^{1)}$ | V | Sync on H | E.g. set-top-box | 1 | 1 |
| YUV | H $^{1)}$ | V | Sync on H | E.g. set-top-box | 1 | 1 |
| RGB | FBL |  | Synchron to CVBS/YC | Soft mix | 0 | 0 |
| YUV | FBL |  | Synchron to CVBS/YC | Soft mix | 0 | 0 |
| RGB (incl. sync) |  |  | Sync on G (maybe on R/B) | No external sync | 1 | 0 |
| YUV (incl. sync) |  |  | Sync on Y | No external sync e.g. DVD | 1 | 0 |
| 1) Instead of FBL input, CVBS input can be used when Hinp=0 |  |  |  |  |  |  |



Fig. 2-13: Signal and Clamping Organization

### 2.2.1. Source Select

Two inputs are available. The choice between the first or second input is made by RGBSEL.

### 2.2.2. Signal Magnitudes and Gain Control

The gain adjustment of the four ADCs can be done with the parameters AGCADJR, AGCADJG, AGCADJB, AGCADJF


Fig. 2-14: Y/RGBF Amplitude Characteristics (with or without sync)


Fig. 2-15: UV Amplitude Characteristics


Fig. 2-16: RGB ADC Characteristic, Fast-blank ADC with Clamping ( $D C L M P F=0$ )


Fig. 2-17: Fast-blank ADC Characteristic without Clamping ( $D C L M P F=1$ )

Table 2-6: Configurations of input signals

| Mode | CLMPVG | CLMPVRB | GOFST | RBOFST | DCLMPF |
| :--- | :--- | :--- | :--- | :--- | :--- |
| YUV, sync on Y | 80 | 128 | 64 | 128 | Don't care |
| YUV, sync on H,V | 16 | 128 | 0 | 128 | 0 (clamping enabled) |
| RGB, sync on G | 80 | 16 | 64 | 0 | Don't care |
| RGB, sync on RGB | 80 | 80 | 64 | 64 | Don't care |
| RGB, sync on H,V | 16 | 16 | 0 | 0 | 0 (clamping enabled) |
| RGB with fast-blank, synchron to CVBS | 16 | 16 | 0 | 0 | 1 (clamping disabled) |
| YUV with fast-blank, synchron to CVBS | 16 | 128 | 0 | 128 | 1 (clamping disabled) |

### 2.2.3. Clamping

When using the dynamic softmix-mode with fast-blank, clamping of fast-blank input must be disabled by DCLMPF. The analog clamping value of red and blue input ( V and U resp.) can be adjusted by CLMPVRB. The analog clamping value of green input (Y resp.) can be adjusted by CLMPVG. Depending on the input signal format (YUV, RGB, sync signal or not) these bits must be set accordingly. On the digital side, a correction of the analog clamping value must be performed to reconstruct the blacklevel. This is achieved by RBOFST and GOFST. (see Table 2-6 on page 15)

### 2.2.4. Digital Prefiltering

A digital prefiltering can be enabled. A band limitation is required, because the following deskewing filter performs best at frequencies of below 14 MHz . The filtering is performed in all four channels and can be disabled by AABYP. For signal conversion to 4:2:2, an additional chrominance lowpass can be enabled by CHRSF. The deskewing filter can be disabled by SKEWSEL. This is necessary when using the H50-pin in connection with a Micronas picture-in-picture device (e.g. SDA 938x, SDA 948x, SDA 958x). In this application, the RGB input (in1, in2, in3) of the PiP can not be used for other RGB/YUV signals (e.g. 'SCART' is not possible). As there is a pixel skew on H50, this pin is NOT suited to synchronize any IC, except for the above mentioned PiP ICs


Fig. 2-18: Digital Prefiltering of RGB Input

### 2.2.5. RGB $\rightarrow$ YUV Matrix

RGB or YUV signals are selected by YUVSEL. The matrix coefficients are set according to ITU recommendations.

$$
\left[\begin{array}{l}
Y \\
U \\
V
\end{array}\right]=\left[\begin{array}{l}
R \\
G \\
B
\end{array}\right] \cdot\left[\begin{array}{ccc}
0,299 & 0,587 & 0,114 \\
-0,147 & -0,289 & 0,436 \\
0,615 & -0,515 & -0,100
\end{array}\right]
$$

Fig. 2-19: RGB to YUV Matrix

### 2.2.6. Contrast, Brightness and Saturation Control of Input Signal

The YUV signal can be manipulated in order to fit to the main channel. The contrast can be adjusted between 0 and 1.97 in 64 steps (CONADJ). The brightness is adjustable in 255 steps (BRTADJ). Due to the independent chroma adjustment of $U$ and $V$ (64 steps each, USATADJ, VSATADJ), UV as well as CrCb input signals can both be displayed correctly.

### 2.2.7. Soft Mix

The soft-mixer circuit consists of a Fast Blank (FB) processing block supplying a mixing factor k (0... 128) achieving the output function:

$$
Y U V m i x=\frac{Y U V_{\text {main }} \cdot(128-k)+Y U V_{\text {inserted }} \cdot k}{128}
$$

$\mathrm{k}=$ ' 0 ' means that only the main signal is fed through to the output. $\mathrm{k}=$ ' 128 ' means that only the inserted signal becomes visible. The soft mixer supports four modes that are selected by MIXOP and SMOP.

Table 2-7: RGB operation modes

| MIXOP | SMOP | Soft Mix mode |
| :--- | :--- | :--- |
| 00 | 0 | Dynamic Soft Mix <br> (DECTWO must be set to '1') |
| 00 | 1 | Static Soft Mix <br> (DECTWO must be set to '1') |
| 01 | x | Only RGB/YUV path visible |
| 10 | x | Only CVBS path visible |
| 11 | x | (Reserved) |

### 2.2.8. Static Switch mode

In its simplest and most common application the softmixer is used as a static switch between YUVmain and YUVinsert. This for instance the adequate way to handle a DVD component signal. By using MIXOP, k is internally set to 0 or 128 respectively.

### 2.2.9. Static Mixer mode

The signal YUVmain and the component signal YUVinsert may also be statically mixed. In this environment, k is manually controlled via FBLOFFSET and MIXGAIN.

$$
k=M I X G A I N \cdot(31-F B L O F F S T)+32
$$

All necessary limitation and rounding operations are built-in to fit the range: $0 \leq \mathrm{k} \leq 128$

Considering $\operatorname{MIXGAIN}=3, \mathrm{k}$ is obtained by

```
k=158-3\cdotFBLOFFST
    [ }\kappa\mathrm{ limited to 0 and 128]
```

The mixing is only controlled by FBLOFFST.
In the static mixer mode as well as in the previously mentioned static switch mode, the softmixer operates independently of the analog fast blank input.

### 2.2.10. Dynamic Mixer mode

In the dynamic mixer mode, the mixer is controlled by the Fast Blank signal. The VSPA provides a linear mixing coefficient

$$
k=\frac{M I X G A I N(F B-F B L O F F S T \cdot 2)}{2}+64
$$

The dynamic mode is used for mixing which is dependent on FB input. FB is the preprocessed digitized fastblank input in the range from 0...127. FBL manipulation is done both for luminance and chrominance FBL signal.

Fast blank is delay adjustable by $F B L D E L$ in the range of -2... 4 clock cycles.

### 2.2.11. FBL Activity and Overflow Detection

It is important to know whether the FBL input is used or not. Therefore a detection circuit gives information via the $\mathrm{I}^{2} \mathrm{C}$ bus to the microcontroller. The circuit uses the FBL value as input. If it is greater than a threshold for one or five clock cycles (FBLCONF), the $\mathrm{I}^{2} \mathrm{C}$ register FBLACTIVE is set. This register is reset after a read access by the microcontroller. PFBL, PG, PR, PB indicate an overflow of the corresponding ADC (upper limit: $A D C=255$ ) exceeding 5 clock cycles duration.

### 2.3. Input Processing



Fig. 2-20: Image Format before Memory

### 2.3.1. Horizontal Prescaler

The main application of the horizontal prescaler is the conversion of the number of pixels coming form the $40.5 / 20.25 \mathrm{MHz}$ pixel clock domain down to the number of pixels stored in the memory (factor $2 / 3$ ). Generally the number of incoming pixels can be decimated by a factor between 1 and 64 in a granularity of 2 output pixels. The horizontal scaler reduces the number of incoming pixels by subsampling. To prevent the introduction of alias distortion low pass filters are used for luminance and chrominance processing (Fig. 2-22). In case of ITU656 input, the lowpass filter must be disabled by HAAPRESC.

The horizontal prescaler consists of two main subsampling stages. The first stage is a scaler for rational decimation factors in a range of 1 to 2 , controlled by HSCPRESC. The second stage decimates in integer steps ( $1,2,3,4 \ldots 32$ ), controlled by HDCPRESC.


Fig. 2-21: Y-decimation Filter Characteristics for Standard Operation (Decimation=1.5)


Fig. 2-22: UV-decimation Filter Characteristic for Standard Operation (Decimation=1.5)

### 2.3.2. Noise Reduction

The Fig. 2-23 shows a block diagram of the temporal noise reduction. The structure of the temporal motion adaptive noise reduction is the same for luminance as for chrominance signal. Noise reduction is enabled by NRON.

The output of the motion detector is weighted using the parameters TNRCLC and TNRCLY. The look-up table input value range is separated into 8 segments. It is possible to freely program different behavior of the noise reduction by using predefined curve characteristic for each segment. The curve characteristics can be programmed by the parameters $\operatorname{TNRSXY}$ for luminance and TNRSXC for chrominance. The curve-start is defined by TNRSSY (TNRSSC) at the end of the last segment (Figure 2-24). The overall curve is now constructed by connecting the end of segment 6 to the beginning of segment 7 and so on. Negative values of $\mathrm{Ky}(\mathrm{Kc})$ are not possible and clipped to zero.

For chrominance, the result of the luminance motion detector or a separate chorminance motion detector can be used (TNRSEL).


Fig. 2-23: Temporal Noise Reduction


TNRS $x=0001$


TNRSx=0101


TNRS $x=1001$


TNRS $x=0010$


TNRSx=0110


TNRSx=1010


TNRSx=1110


TNRS $\mathrm{x}=0011$


TNRS $\mathrm{x}=0111$


TNRS $x=1011$


TNRS $x=1111$


Fig. 2-24: Segments of LUT


Fig. 2-25: Predefined Curve Characteristics for LUT

### 2.3.3. Noise Measurement

The noise measurement algorithm can be used to change the parameters of the temporal noise reduction processing depending on the actual noise level of the input signal. This is done by the TV- microcontroller which reads the noise level (NOISEME), and sends different parameter sets to the temporal noise reduction registers of the VSP 94x2A depending on this value ( $0=$ no noise, $126=$ strong noise). Value 127 indicates an overflow status which means that the measurement failed. The value is determined by averaging over several fields. The line taken for noise measurement is selected by NMLINE. When NOISEME contains updated data which were not read so far, NMSTATUS is set. NMSTATUS is reset when read. The measurement position can be adjusted (NMPOS) as well as the sensitivity (NMSENSE).

### 2.3.4. Letterbox Detection

A drawback of wide screen 16:9 TV sets are the black bars at the left and the right side on the screen, if displaying a 4:3 source on a 16:9 screen with correct aspect ratio. In case of letterbox source material also
black bars at the top and bottom exist. With the help of an expansion algorithm it is possible to expand the letterbox picture vertically and horizontally in such a way, that the letterbox picture will fill the complete screen without loosing information. To do so, the information about the active part of the letterbox picture is necessary. Active part means the information about the first active line and the last active line of the letterbox picture. The figure below shows the principle of this idea.

The WSS (Wide Screen Signal) signal contains some information about the picture format (4:3 or 14:9 or 16:9), but not all existing formats are covered and not all signals contain WSS. Therefore a separate algorithm is necessary which delivers the necessary information. The figure below shows the concept of the letterbox detection algorithm. One part of the algorithm is dedicated hardware and located in the VSP 94x2A another part is software and located in the RAM of the TV microcontroller. The part located in VSP 94x2A is called measurement part. The measurement part delivers 5 signals to the controller part.Based on the delivered information the controller part calculates an expansion and a vertical pan factor and sends these values back to the VSP 94x2A for manipulation of the video signal.


Fig. 2-26: Handling of Letterbox Pictures on 16:9 Tubes


Fig. 2-27: HW/SW Partitioning

The letterbox detection block works only at a data rate of 13.5 MHz . Due to the fact, that the input data rate at channel-mux output can be $13.5 \mathrm{MHz}, 20.25 \mathrm{MHz}$ or 40.5 MHz , the input signal has to be downsampled. Depending on the $I^{2} C$ bus register LBSUB different modes are possible (Downsample 1, 1.5, 3). As digital 656input data are already in 13.5 MHz format, no downsampling should be used (LBSUB=0). For CVBS, YUV and RGB signals (if DECTWO=1) a downsampling of $1.5(L B S U B=2)$ is required.

In principle the input picture is separated in one upper and one lower part. The measurement windows are defined by the parameters LBVWSTUP, LBVWENDUP (upper vertical measurement window), LBVWSTLO, LBVWENDLO (lower measurement window) and LBHWST, LBHWEND (horizontal measurement window).

A controller software and its description is available upon request.


Fig. 2-28: Measurement Windows

### 2.4. Output Processing

### 2.4.1. Horizontal Postscaler

After main memory, the display processing is performed using a different clock. In this way a decoupling of input and output clocks is achieved. The conversion to the display clock is done by an interpolation filter. This can be used for horizontal expansion in the range of $1 . . .4$ in steps of 2 pixels (HSCPOSC). Due to increased clock frequency in the backend part, the realized horizontal scaling factor depends on backend clock frequency. Usually ( 36 MHz operation), the horizontal expansion factors result as $0.75 \ldots 16$. This ensures that the factor 0.75 gives no loss of resolution (to show a 4:3 picture on a 16:9 tube). When using DS656 output, neither horizontal compression nor horizontal panorama is possible due to 27 MHz clock.

Table 2-8: Horizontal expansion factors

| HSCPOSC | Horizontal <br> Filter <br> Expansion | Overall Expansion |  |
| :--- | :--- | :--- | :--- |
|  | CLKB36= <br> $\mathbf{2 7}$ MHz | CLKB36= <br> $\mathbf{3 6 ~ M H z ~}$ |  |
| 1024 (min.) | 4 | 4 | 3 |
| 3072 | 1.33 | 1.33 | 1 |
| 4095 | 1 | 1 | 0.75 |

Because of the nonlinear characteristic and integer number of pixel, sometimes different HSCPOSC values result in the same decimation factors.


Fig. 2-29: Expansion Factor of Horizontal Postscaler Dependent on HSCPOSC

### 2.4.1.1. Panorama Mode

The picture can be geometrically distorted in horizontal direction for an improved impression in the case of expansions of $4: 3$ pictures to a 16:9 ratio tube. It is enabled by HPANON. The idea behind this panorama mode is to keep the middle part of the picture in a 4:3 ratio and to stretch the left and the right to fill the entire width of the $16: 9$ screen. For the adjustment of the expansion process, the picture is divided into 5 segments. For each of these segments the increment value for the expansion factor can be defined separately. Each end of a segment can be defined individually in a granularity of two output pixels. For every segment an increment value can be defined (HINCO...HINC4) which indicates the amount of decimation/expansion. One LSB is equivalent to an offset of 0.125 to HSCPRESC per double pixel. This means that with HINC, HSCPRESC is altered in the range from -32...31.875 per double pixel. The segments are distributed among the maximum number of pixels, which is adjusted by PPLOP. The first four segments are defined by (HSEG1...HSEG4). The last one goes from HSEG4 to PPLOP.



Fig. 2-30: Visualization of Panorama Segments

Table 2-9: Examples of Panorama Mode

| Function | Panorama | Extreme Pan. | Lens |
| :--- | :--- | :--- | :--- |
| HSCPOSC | $2099_{d}$ | $102_{d}$ | $3999_{d}$ |
| HSEG1 | $96_{d}$ | $96_{d}$ | $96_{d}$ |
| HSEG2 | $192_{d}$ | $192_{d}$ | $192_{d}$ |
| HSEG3 | $288_{d}$ | $288_{d}$ | $288_{d}$ |
| HSEG4 | $384_{d}$ | $384_{d}$ | $384_{d}$ |
| HINC0 | $40_{d}$ | $85_{d}$ | $472_{d}$ |
| HINC1 | $20_{d}$ | $43_{d}$ | $492_{d}$ |
| HINC2 | $000_{d}$ | $000_{d}$ | $000_{d}$ |
| HINC3 | $492_{d}$ | $469_{d}$ | $20_{d}$ |
| HINC4 | $472_{d}$ | $427_{d}$ | $40_{d}$ |
| APPLOP | $960_{d}$ | $960_{d}$ | $960_{d}$ |

### 2.4.2. Operation Modes

There are four operation modes defined. The first mode is simple AABB, where each stored field in the memory is displayed double times on the TV screen. The second and third mode are AAAA and BBBB, in which only one field phase will be displayed on the TV screen. There is also a fourth mode AAAA mode with $\alpha \beta \alpha \beta$ raster possible. Fig. 2-31 explains the picture and the display raster.

The interlaced input signal (e.g. 50 Hz PAL or 60 Hz NTSC) is composed of a field A (odd lines) and a field $B$ (even lines).
$A^{n}-$ Input signal, field $A$ at time $n$,
$B^{n}$ - Input signal, field $B$ at time $n$
The field information describes the picture content. The output signal, which could contain different picture contents (e.g. field A, field B), can be displayed with the display raster $\alpha$ or $\beta$.
( $A^{n}, \alpha$ ) - Output signal, field $A$ at time $n$, displayed as raster $\alpha$,
$\left(A^{n}, \beta\right)$ - Output signal, field $A$ at time $n$, displayed as raster $\beta$,

Table 2-9 on page 22) describes the different scan rate conversion algorithms of VSP $94 \times 2 \mathrm{~A}$ and the corresponding raster sequences.

Fig. 2-32 on page 23 explains the $50 / 60 \mathrm{~Hz}$ interlaced to the $100 / 120 \mathrm{~Hz}$ interlaced conversion including the field signal, the raster organization and the memory timing for $A A B B$.

A still field can be displayed using FREEZE command. For the improvement of VCR signals, the chrominance can be shifted one line upwards by CHRSHFT

## FRAME/FIELD



DISPLAY LINE-SCANNING PATTERN


Fig. 2-31: Explanation of Field and Display Linescanning Pattern

Table 2-10: Operation modes for scan-rate conversion

|  |  | Input Field A |  | Input Field B |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| STOPMODE | Scan-Rate <br> Conversion | Output Field <br> Phase 0 | Output Field <br> Phase 1 | Output Field <br> Phase 2/0 | Output Field <br> Phase 3/1 |
| 00 | AABB mode | $\mathrm{A}^{\mathrm{n}, \alpha}$ | $\mathrm{A}^{\mathrm{n}}, \alpha$ | $\mathrm{B}^{\mathrm{n}}, \beta$ | $\mathrm{B}^{\mathrm{n}}, \beta$ |
| 01 | AAAA mode | $\mathrm{A}^{\mathrm{n}}, \alpha$ | $\mathrm{A}^{\mathrm{n}}, \alpha$ | $\mathrm{A}^{\mathrm{n}}, \alpha$ | $\mathrm{A}^{\mathrm{n}}, \alpha$ |
| 10 | AAAA mode | $\mathrm{A}^{\mathrm{n}}, \alpha$ | $\mathrm{A}^{\mathrm{n}}, \beta$ | $\mathrm{A}^{\mathrm{n}}, \alpha$ | $\mathrm{A}^{\mathrm{n}, \beta}$ |
| 11 | BBBB mode | $\mathrm{B}^{\mathrm{n}-1}, \beta$ | $\mathrm{~B}^{\mathrm{n}-1}, \beta$ | $\mathrm{~B}^{\mathrm{n}}, \beta$ | $\mathrm{B}^{\mathrm{n}}, \beta$ |



Fig. 2-32: 50/60 Hz Interlaced to $100 / 120 \mathrm{~Hz}$ Interlaced Conversion (AABB)

### 2.5. Display Processing

The display processing part contains an integrated triple 9-bit DAC and performs digital enhancements and manipulations of the digital video component signal. Fig. 2-35 shows the block diagram of the display processing part.

### 2.5.1. Peaking

The luminance peaking filter improves the overall frequency response of the luminance channel. It consists of two filters working in parallel. They have high pass (HP) and band pass (BP) characteristics. Their gain factors are programmable separately (BCOF, HCOF). Values greater than 4 peak the signal, whereas values less than 4 attenuate the signal. The high pass and the band pass filters are equipped with a common coring algorithm. It is optimized to achieve a smooth display of grey scales, not to improve the signal-to-noise ratio. Therefore no artifacts are produced. Coring can be switched off (YCOR). The Fig. 2-34 shows the block diagram of the peaking block.

The peaking filter clock frequency is CLKB36=36 MHz ( 27 MHz ). The maximum signal frequency of the picture stored in the memory is 6.75 MHz . Due to a peaking after postscaler, the frequency range of the peaking filter varies with the expansion factor of the postscaler.


Fig. 2-33: Peaking Filter: Bandpass and Highpass filter


Fig. 2-34: Block Diagram Peaking


Fig. 2-35: Block Diagram of Display Processing

Table 2-11: Conversion table between $\mathrm{HCOF} / \mathrm{BCOF}$ and GAINHP/GAINBP

| BCOF | GAINBP | HCOF | GAINHP |
| :---: | :---: | :---: | :---: |
| 0 | -1 | 0 | -1 |
| 1 | -0.75 | 1 | -0.75 |
| 2 | -0.50 | 2 | -0.50 |
| 3 | -0.25 | 3 | -0.25 |
| 4 | 0.00 | 4 | 0.00 |
| 5 | 0.25 | 5 | 0.25 |
| 6 | 0.50 | 6 | 0.50 |
| 7 | 0.75 | 7 | 0.75 |
| 8 | 1.00 | 8 | 1.00 |
| 9 | 1.25 | 9 | 1.25 |
| 10 | 1.50 | 10 | 1.50 |
| 11 | 1.75 | 11 | 1.75 |
| 12 | 2.00 | 12 | 2.00 |
| 13 | 2.50 | 13 | 2.50 |
| 14 | 3.00 | 14 | 3.00 |
| 15 | 4.00 | 15 | 4.00 |

### 2.5.2. Digital Color Transition Improvement (DCTI)

A digital algorithm is implemented to improve horizontal transitions of the chrominance signals resulting in a better picture sharpness. A correction signal proportional to the slope of the detected horizontal transition of the input signal is added to the original input signal. The amplitude of the correction signal is adjustable by the $\mathrm{I}^{2} \mathrm{C}$ bus parameter ASCENTCTI.

The ${ }^{1}{ }^{2} \mathrm{C}$ bus parameter THRESHC modifies the sensitivity of the DCTI circuit. High values of THRESHC result in an improvement of significant color transitions only.

Table 2-12: Peaking filter adaption for 36 MHz or 27 MHz operation

| Expansion Factor of <br> Postscaler | Corresponding Frequency of Input <br> Signal for Center Frequency <br> Bandpass (B=0.25) <br> CLKB36 $\mathbf{3 6} \mathbf{~ M H z} \mathbf{2 7} \mathbf{~ M H Z}$ | Corresponding Frequency of Input <br> Signal for Center Frequency Highpass <br> (B=0.5) <br> CLKB36 $\mathbf{3 6} \mathbf{~ M H z / 2 7 ~ M H Z ~}$ |
| :--- | :--- | :--- |
| 0.75 | $3.375 \mathrm{MHz} / 2.5 \mathrm{MHz}$ | $6.75 \mathrm{MHz} / 5.06 \mathrm{MHz}$ |
| $\ldots$ | $\ldots$ | $\ldots$ |
| 1 | $4.5 \mathrm{MHz} / 3.375 \mathrm{MHz}$ | $9 \mathrm{MHz} / 6.75 \mathrm{MHz}$ |
| $\ldots$ | $\ldots$ | $\ldots$ |
| 3 | $13.5 \mathrm{MHz} / 10.125 \mathrm{MHz}$ | $27 \mathrm{MHz} / 20.25 \mathrm{MHz}$ |

### 2.5.3. Coarse and Fine Delay

Before digital-to-analog conversion an adjustment of the phase of the luminance is performed. A coarse delay from -8 to +7 in steps of 1 pixel CLKB36 ( $\sim 28 \mathrm{~ns}$ ) is possible (COARSEDEL). FINEDEL shifts the luminance one CLKB72 ( $\sim 14 \mathrm{~ns}$ ) pixel. This can be used to compensate delays, if the external processing of Y and UV produces different delays (e.g. external lowpass filtering).

### 2.5.4. Oversampling and DAC

After conversion into 8:8:8 format (CLKB72=72 MHz), three 9 -bit digital-to-analog converters are used for analog YUV output. This twofold-oversampling generates 1920 active pixels per line (when using recommended settings) and simplifies the external postfiltering. The output voltage is determined by PKLY, PKLU and PKLV and can be set in a range of $0.4 \mathrm{~V} \ldots 1.9 \mathrm{~V}$ (fullscale).

8 bits of the luminance D/A converter are used for the entire signal. The 9th bit is used for over- and undershoots caused by the peaking to prevent or reduce clipping artifacts. As the CTI block seldomly produces such overshoots, a full-scale operation can be activated by CHROMAMP. The output voltages may be calculated by:

$$
\text { Voltage } Y=\left(1.56 \mathrm{~V} \cdot \frac{P K L Y}{256}+0.36 \mathrm{~V}\right) \cdot \text { signal } Y
$$



$$
\text { signal } Y=\frac{0 \ldots .511}{512}
$$

[for peaked signals max.]

$$
\text { Voltage } U, V=\left(1.56 \mathrm{~V} \cdot \frac{P K L U, V}{256}+0.36 \mathrm{~V}\right) \cdot \boldsymbol{C H R O M A M P} \cdot \text { signalUV }
$$

$$
\text { signalUV }=\frac{128 \ldots .384}{512}
$$



Fig. 2-36: DAC Output Signals

### 2.5.5. Output-Sync Controller

The output sync controller generates horizontal and vertical synchronization signals for the scanrate-converted output signal.

The number of pixels per line is $4^{*}$ PPLOP. The default value of 288 results in 1152 pixels/line. With CLKB= 36 MHz , the horizontal output frequency is 31.25 kHz , which is twice the PAL horizontal frequency. Out of these pixels, $16 * A P P L O P$ are displayed as active picture area, which are 960 by default. The position on the screen depends on the NAPPLOP. It marks the picture area not active in horizontal direction and moves the active picture in horizontal direction. The number of lines per field is $2 * L P F O P$. This value is only used in the vertical freeruning mode. In vertical locked mode, the number of lines per field is derived from the CVBS signal itself and not adjustable. The active and non-active picture areas are marked by ALPFOP and NALPFOP, respectively.

Both generators have a so called 'locked-mode' and 'freeruning-mode'. Not all combinations of these modes make sense. Table 2-13 on page 27 shows ingenious configurations.


Fig. 2-37: Image Format behind Memory

For freerun mode the backend part works stand alone without analyzing the input signals. The clock domains, input data part and output data part of the IC, are not synchronized to each other. If the output processing works in the freerun mode, the output signals of the OSC are generated depending on $I^{2} \mathrm{C}$-bus settings. For locked mode the backend part works with a line locked clock. This means that the front-end and the backend of the IC are synchronized to each other. The generation of the controlling signals depends on output signals from the front-end. This mode will be the default and the most used mode for standard TV applications.

With activated vertical freerun mode the phase of the generated vsync signal has no correlation to the incoming vsync signal. A hard switch from freerun mode to locked mode would therefore cause visible synchronization problems in the deflection unit of the TV set concerning the vertical picture positioning. To avoid these problems a circuit is implemented which synchronizes the freerunning vsync signal to the vsync
derived from the CVBS signal, to enable a soft transition to locked mode (PDGSR, LPFOPFF). This synchronization is only possible when the number of CVBS input lines corresponds to the programmed value of LPFOP.

When no or very weak signal is connected to the CVBS input, the IC can be configured to automatically switch into freerunning mode. This stabilizes the display which may contain OSD information, e.g. during channel-tune. The configuration, whether the IC switches to H-freerun, V-freerun or both can be configured by AUTOFRRN

### 2.5.5.1. HOUT Generator

The HOUT generator has two operation modes, which can be selected by the parameter HOUTFR. The HOUT signal is active high for 64 clock cycles (CLKB36). In the freerunning-mode the HOUT signal is generated depending on the PPLOP parameter. In the locked-mode the HOUT signal is locked on the incoming H -Sync signal derived from CVBS. The polarity of the HOUT signal is programmable by the parameter HOUTPOL.

### 2.5.5.2. VOUT Generator

The VOUT generator has two operation modes, which can be selected by the parameter VOUTFR. In the fre-erunning-mode (VOUTFR=1) the VOUT signal is generated depending on the LPFOP parameter.

In the locked-mode the VOUT signal is synchronized by the incoming V-Sync signal derived from CVBS, delayed by some lines (OPDEL). During one incoming V-Sync signal, two VOUT pulses have to be generated. The polarity of the VOUT signal is programmable by the parameter VOUTPOL. The VOUT signal is active high for two output lines..

Table 2-13: Ingenious configurations of the HOUT and VOUT generator

| Mode | HOUTFR | VOUTFR |
| :--- | :--- | :--- |
| 'H-and-V-locked' mode | 0 | 0 |
| 'H-freerunning / V-locked' mode | 1 | 0 |
| 'H-and V freerunning' mode | 1 | 1 |

### 2.5.5.3. BLANK Generator

The BLANK signal is used to horizontally and vertically mark active picture area. It is enabled by BLANEN and its polarity can be chosen by BLANPOL and VBLANPOL. Referred to hsync, the start is given by BLANDEL and its length is given by BLANLEN, both adjustable with 4 pixel resolution. Referred to vsync, the start is given by VBLANDEL and its length is given by VBLANLEN, both adjustable in 1 lines resolution.

### 2.5.5.4. Background Generator

This generator is able to realize an automatic closing and opening of the displayed picture. This means that with every picture the displayed colored background, defined by UBORDER, VBORDER and YBORDER will get bigger or smaller. The original picture data will
be replaced by the background values and vice versa. There is also the possibility to realize a fixed border via the $I^{2} \mathrm{C}$ bus (BORDPOSH and BORDPOSV). 4096 different colors are available.

BORDPOSH and BORDPOSV also influence the window generation. This means the automatic opening and closing of the picture will start or end at the position which is defined with these values. The border is calculated with the following formula: The horizontal border on the left side of the TV screen is $2^{*} B O R D$ POSH and $2^{*}$ BORDPOSH on the right side of the TV screen. This means, that $4^{* B O R D P O S H}$ pixels are overwritten with border values. The same applies to the vertical direction. 4*BORDPOSV lines in total are overwritten with background values. BORDERV decides whether upper or lower or both borders are displayed. BORDERH decides whether left or right or both borders are displayed.

Table 2-14: Display line scanning pattern sequence

| Display Line Scanning Pattern Sequence | 1. to 2. | 2. to 3. | 3. to 4. | 4. to 5.(1.) |
| :--- | :--- | :--- | :--- | :--- |
| a a a a | 312 | 313 | 312 | 313 |
| b b b b | 313 | 312 | 313 | 312 |
| a a b b | 312 | 312.5 | 313 | 312.5 |
| a b a b | 312.5 | 312.5 | 312.5 | 312.5 |

### 2.5.5.5. Window Function

Fig. 2-38 shows the functionality of the horizontal window function. The window can be closed or opened.

The windowing feature can be enabled by the WINDHON parameter. The WINDHST and the WINDHDR parameter determine, what status (opened or closed) the window has, and what can be done with the window (open or close). With each enabling of the window function by the WINDHON parameter, the status of the window will be as defined by WINDHST and

WINDHDR. To change from "close" to „open" or vice versa only the WINDHDR parameter has to be toggled. The speed of the window can be defined by the WINDHSP parameter. Fig. 2-39 shows the functionality of the vertical window function.

All settings are also available in vertical direction. All $I^{2} \mathrm{C}$ parameters exist for both directions (e.g. WINDHON and WINDVON for horizontal and vertical window enabling). Combinations of both window functions (horizontal and vertical) are also possible.


Fig. 2-38: Horizontal Windowing


Fig. 2-39: Vertical Windowing


Fig. 2-40: Horizontal and Vertical Windowing

### 2.5.6. Digital 656 Input

The IC decodes a digital 8 bit @ 27 MHz data stream according to ITU.BT656 standard. The configuration is set by EN_656. and DPOUT656.

Table 2-15: 656 input / output selection

| EN_656 | DPOUT656 | 656 Operation |
| :--- | :--- | :--- |
| 0 | 0 | Input disabled/ <br> output disabled |
| 0 | 1 | Input disabled/ <br> output enabled |
| 1 | 1 | Input enabled/ <br> output disabled |
| 1 | 0 | Input enabled/ <br> output disabled <br> (9412A only) |

Four input modes are supported:

Table 2-16: 656 modes

| IMODE | 656 Operation |
| :--- | :--- |
| 00 | Full ITU mode (automatic) <br> Information about active picture is taken <br> from data-stream |
| 01 | Full ITU mode (manual) <br> Information about active picture is taken <br> from APPLIPI, NAPPLIPI, ALPFIPI, <br> NALPFIPI |
| 10 | ITU656 only data, H/V-sync according <br> PAL/NTSC |
| 11 | ITU656 only data, H/V-sync according <br> ITU656 |

To adjust the input to sources, which deviate from the standard, the field information may be inverted ( $F_{-} P O L$ ) and the chrominance format can be chosen between unsigned and 2's complement format (CFORMAT). The polarity of H an V can be inverted by H_POL and V_POL respectively. Dependent on version, the digital input must be selected by ITUPRTSEL (pins i656i or 656io).

### 2.5.7. Digital 656 Output

Dependent on version (single- or double-scan), the output data format corresponds to CCIR 656 (8-bit bus at a data rate of 27 MHz ) or has double-scan format (8-bit bus at a data rate of 54 MHz ). There all frequencies and data-rates are doubled compared to standard CCIR656 specification. Double scan format is intended to be used with a suited backend device, e.g. DDP3315C. Timing reference codes (SAV, EAV) are inserted according to the specification. The output can be enabled by DPOUT656. The output should be set to 720 pixels per line (APPLOP) and the display clock should be set to $27 / 54 \mathrm{MHz}$ (refer to Chapter 2.6.). The chrominance information can be inverted by CHRMSIG656. HOUT and VOUT pins may be used in parallel.

### 2.6. Clock Concept

A single 20.25 MHz crystal at fundamental mode is used as clock reference. All other clocks are derived from this source. The CVBS front-end works with 20.25 MHz , the RGB front-end works with 40.5 MHz , the oversampling DACs use CLKB72 and the memory and all parts behind the memory are clocked with CLKB36. The frequency of CLKB36 and CLKB72 is adjustable and depends on application. With analog output, CLKB72 is usually 72 MHz and with digital output, CLKB72 is usually 54 MHz . CLKB72 is always twice of CLKB36.

Three different clock concepts are supported. The difference is the behavior in clocking the memory output. The front-end part of the VSP 94x2A uses a freeruning but crystal-stable clock (CLKF). After deskewing, an orthogonal picture is written into the memory. The read out is done using the (CLKB) clock.

The horizontal sync-signal output (HOUT) is derived from a counter running with CLKB. The VOUT is directly derived from the input vertical signal, which is generated by the sync-separation block. This ' H -fre-erunning-V-locked mode' is only possible together with a DC coupled deflection controller.

In 'H-and-V-locked mode' CLKB is line-locked to the incoming signal. The freerunning YUV picture data and the internal H signal are converted to the linelocked domain. Now HOUT and the sync signal in the $1 \mathrm{f}_{\mathrm{H}}$ domain are directly coupled.

In case of ' $H$-and- $V$-freerunning mode' the HOUT and VOUT signals are derived from counters running with CLKB. There is no connection to the incoming signal. This mode can be used for stable pictures when no signal is applied (e.g. channel search with OSD insertion).

The selection between freerunning and locked clocks may be forced or selected to be dependent on PLL conditions. Please refer to Fig. 2-41

A clock output of 27 MHz (single-scan version: 13.5 MHz ) is possible (pin 27:clkout). This clock is $3 / 4$ of CLKB36. HOUT and VOUT are in line
with this sampling clock. The clock output can be disabled by CLKOUTON. Additionally a 20.25 MHz clock can be output to pin 74 (656hin/clkf20) to supply other ICs (e.g. PiP) with the same clock (CLKF2PAD). When enabled, 656-input with separate $\mathrm{H} / \mathrm{V}$-sync is not possible. For 656-output operation, CLKB36 is given to pin 9 (656clk).

Table 2-17: Clock system

| Name | Clock | Nominal Frequency | 'H-/V- <br> locked' <br> Mode | 'H-freerunning- <br> V-locked' <br> Mode | 'H-/V- <br> freerunning' <br> Mode |
| :--- | :--- | :--- | :--- | :--- | :--- |
| CLKF20 | CVBS front-end | 20.25 MHz | FR | FR | FR |
| CLKF40 | RGB front-end, <br> input processing | 40.5 MHz | FR | FR | FR |
| CLKB36 | Output and dis- <br> play processing | $9402: 36 \mathrm{MHz}$ (analog out) <br> $9412: 27 \mathrm{MHz}$ (digital out) | LL | FR | FR |
| CLKB72 | Oversampling, <br> DAC | $9402: 72 \mathrm{MHz}$ <br> $9412: 54 \mathrm{MHz}$ | LL | FR | FR |
| CLKB27 | CLKOUT-pin | $9402: 27 \mathrm{MHz}$ <br> $9412: 20.25 ~ M H z ~$ | LL | FR | FR |



Fig. 2-41: Conditions for Freerunning/Locked Switching

### 2.6.1. Line-locked Clock Generator

The clock generation system derives all clocks from one 20.25 MHz crystal oscillator clock source. An internal PLL multiplies this oscillator frequency by 32, generating a clock of 648 MHz which is used as reference for all clocks needed.

Line-locked horizontal sync pulses are generated by a digital phase locked loop. The time constant can be adjusted between fast and slow behavior (KPL, KIL) to accommodate different backend ICs. The PLL control can be frozen up to 15 lines before V-sync (FION) for a duration up to 15 lines (FILE). This may be used to reduce disturbances by h-phase errors which are produced by VCR's. The output frequency for the 100/120 Hz version dependent on IICINCR is

$$
f_{\text {displayll }}=I I C I N C R \cdot 103 \mathrm{~Hz}
$$

A freerunning frequency is also generated which may be selected alternatively. The freerunning frequency for the $100 / 120 \mathrm{~Hz}$ version dependent on FRINC is

$$
f_{\text {displayfr }}=F R I N C \cdot 103 \mathrm{~Hz}
$$

Normally, IICINCR and FRINC are equal or nearly the same. The value is internally divided by two for the 50/ 60 Hz versions.

The number of pixels generated by the PLL is given by PPLIP. For line-locked clock generation the following equation must be fulfilled:
$\qquad$


Fig. 2-42: Line-locked Clock Ceneration


Fig. 2-43: Allowed Operation Area for Clock Generation

The PLL settings for different operation modes can be seen in Table 2-18.

Dependent on input signal ( 50 Hz or 60 Hz ), the linelocked clock is changing slightly (e.g. from 27 MHz to 27.18 MHz). To have no artifacts when switching between locked and freerun operation, it is possible to change the FRINC parameter, after the input TV standard has been detected safely. In case the IC is operating in horizontal locked OR freerunning mode only, this adaptivity is not required.

Table 2-18: Recommended LL-PLL settings for normal TV-application

| Operation | Input | PPLIP*4 | PPLOP*4 | IICINCR | FRINCR | CLKB36 [MHz] | $\mathrm{f}_{\mathrm{H}}[\mathbf{k H z}]$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $100 / 120 \mathrm{~Hz}$ <br> (analog out) | 50 Hz | 2304 | 1152 | 349525 | 349525 | 36 | 31.250 |
|  | 60 Hz |  |  |  | 351953 | 36.25 | 31.468 |
| $100 / 120 \mathrm{~Hz}$ <br> (digital out) | 50 Hz | 1728 | 864 | 262144 | 262144 | 27 | 31.250 |
|  | 60 Hz |  |  |  | 263892 | 27.18 | 31.468 |
| 50/60 Hz (analog out) | 50 Hz | 2304 | 1152 | 349525 | 349525 | 18 | 15.625 |
|  | 60 Hz |  |  |  | 351953 | 18.125 | 15.734 |
| $\begin{aligned} & 50 / 60 \mathrm{~Hz} \text { (digi- } \\ & \text { tal out) } \end{aligned}$ | 50 Hz | 1728 | 864 | 262144 | 262144 | 13.5 | 15.625 |
|  | 60 Hz |  |  |  | 263892 | 13.59 | 15.734 |

## 3. $1^{2} \mathrm{C}$ Bus Interface

## 3.1. $\mathrm{I}^{2} \mathrm{C}$ Bus Slave Address

When pin 19 (adr/tdi) is connected to Vss, the VSP $94 \times 2 A$ reacts on the first $I^{2} \mathrm{C}$ address (BOh for write access and $B 1 h$ for read access). The second address (B2h and B3h) is active, when pin 19 is connected to Vdd.

Table 3-1: $\left.\right|^{2} \mathrm{C}$ bus slave addresses BO and B 1 h

| Write Address1: B0h |  |  |  |  | Read Address1: B1h |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |  | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 3-2: $\left.\right|^{2} \mathrm{C}$ bus slave addresses B 2 h and B 3 h

| Write Address2: B2h |  |  |  |  | Read Address2: B3h |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |  | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |

### 3.1.1. $1^{2} \mathrm{C}$ Bus Format

The VSP $94 \times 2 \mathrm{~A} I^{2} \mathrm{C}$ bus interface acts as a slave receiver and a slave transmitter and provides two different access modes (write, read). All modes run with a subaddress auto increment. The interface supports the normal 100 kHz transmission speed as well as the high speed 400 kHz transmission.

The transmitted data is internally stored in registers. The registers are located in four different clock domains. The Table 3-5 on page 35 shows the four different clock domains of the VSP 94x2A. The clock domains are called CP - CVBS processing block ( 20.25 MHz domain, clkf20), FP - Front end processing block ( 40.5 MHz domain, clkf40), BP - Back end processing block ( 36.0 MHz domain, clkb36) and PP PLL processing block ( 36.0 MHz domain, clkf36).

The registers themselves are grouped in an $I^{2} \mathrm{C}$ bus interface block, one in each domain. The transmitted data is received by the $I^{2} \mathrm{C}$ bus kernel. The $\mathrm{I}^{2} \mathrm{C}$ bus kernel itself is located in the CP domain. This means that the working frequency is 20.25 MHz . The data is transmitted to the $I^{2} \mathrm{C}$ bus interface blocks via an internal serial bus.

For the write process, the I2C bus master has to write a 'don't care' byte to the subaddress FFh (store command). This makes the register values available to the four I2C bus interface blocks (except for the not-takeover registers, which are used immediately).

In order to have a defined time step for the several blocks in the different domains, the data are made valid with internal V-syncs, depending on the different clock domains.

The subaddresses, where the data are made valid with the V -sync signal of the 20.25 MHz domain are indicated in the overview of the subaddresses with "V20". The others are called "V40", "V36F" and "V36B" accordingly.

Table 3-3: Write

| S | 1 | 0 | 1 | 1 | 0 | 0 | x | 0 | A | Subaddress | A | Data Byte | A | ${ }^{* * * * *}$ | A | P |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

S: Start condition
SR: Repeated Start condition
A: Acknowledge
P: Stop condition
NA: Not Acknowledge

Table 3-4: Read


Table 3-5: $\left.\right|^{2} \mathrm{C}$ bus clock domains

| Domain |  | Description | Clock |
| :---: | :---: | :---: | :---: |
| CP | CP-CD | CVBS frontend | CLKF20 |
|  | CP-PP | LL-PLL | CLKF20 |
|  | CP-I2C | $\mathrm{I}^{2} \mathrm{C}$ read | CLKF20 |
| FP | FP-PRE | Prescaler | CLKF40 |
|  | FP-MC | Memory-controller | CLKF40 |
|  | FP-RGB | RGB Frontend | CLKF40 |
|  | FP-TNR | Temporal noise reduction | CLKF40 |
|  | FP-I2C | $\mathrm{I}^{2} \mathrm{C}$ read | CLKF40 |
| PP | PP | LL-PLL | CLKF36 |
|  | PP-I2C | $\mathrm{I}^{2} \mathrm{C}$ read | CLKF36 |
| BP | BP-DP | Display processing | CLKB36 |
|  | BP-PM | Pixel-Mixer | CLKB36 |
|  | BP-ODC | Output data control | CLKB36 |
|  | BP-ODC/MC | Output data control/ memory-controller | CLKB36 |
|  | BP-POS | Postscaler | CLKB36 |
|  | BP-DAC | DAC processing | CLKB72 |
|  | BP-I2C | $\mathrm{I}^{2} \mathrm{C}$ read | CLKB36 |

The I2C parameter V20STAT, V40STAT and V36BSTAT reflect the state of the register values.

If these bits are read as ' 1 ', then the store command was sent, but the data is not made available yet.

If these bits are ' 0 ' then the data was made valid and a new write or read cycle can start.

The bits V20STAT, V40STAT and V36BSTAT may be checked before writing or reading new data, otherwise data can be lost by overwriting. No V36FSTAT register exist. To make the register values available to the four $I^{2} \mathrm{C}$ bus interface immediately after sending, the $\mathrm{I}^{2} \mathrm{C}$ bus master has to write a 'don't care' byte to the subaddress FEh (store command).

For the read process, the $I^{2} \mathrm{C}$ bus master must not send a store command. In order to have a defined time step for the $\mathrm{I}^{2} \mathrm{C}$ bus interface blocks in the different domains, where the data will be available from the dif-
ferent blocks, the data is made valid with the same VSync related signals mentioned above for the write process.

The VSP 94x2A distinguishes between two different types of read-registers. The behavior of the "normal" read registers does not differ from the behavior of the write registers. Only the direction of the data flow is opposite.

The "rs typ" read registers behave differently. They can be only set (means value 1) by the internal blocks using the rising edge of a corresponding signal. After reading by the $I^{2} C$ bus master, the registers will be automatically reset (means value 0 ) by the $\mathrm{I}^{2} \mathrm{C}$ bus kernel/interface. For example the register NMSTATUS belongs to the "rs typ" read registers. NMSTATUS signalizes a new value for NOISEME. So if NMSTATUS is read as ' 0 ' the current noise measurement has not been updated. If the NMSTATUS is read as ' 1 ' a new noise measurement value can be read. All other "rs typ" read registers work in the same way. The "rs typ" read registers will be marked in the overview with the short cut "rstyp" or will have the additional hint "Note: reset automatically when read/write" in the detailed $I^{2} C$ bus command description.

By default all registers are made valid by the internal VSync related signals and, in addition, a store command has to be sent for write registers. The registers, which should also be made available immediately as for writing and reading, are marked with the short cut NTO (No take over mechanism).

Registers which need a hand-shake mechanism between the $\mathrm{I}^{2} \mathrm{C}$ bus interface and the different blocks are marked with the shortcut HS (Hand shake mechanism). This means that all bits of the registers are used when the last register is written. After PPLIP9-2 is written, PPLIP1-0 must be written to allow these bits to have effect.

The registers for the write parameter STOPMODE are directly connected to the read registers of the parameter SMMIRROR. So it is possible to check the $\mathrm{I}^{2} \mathrm{C}$ bus protocol by writing and reading to the register STOPMODE and SMMIRROR, respectively.

The transmitted data is internally stored in registers. Writing to or reading from a non-existant register is permitted and does not generate a fault by the IC.

After switching on the IC, all bits of the VSP 94x2A are set to defined states, (refer to Table 3-6). POR is set after reset to pin 24. It stays ' 1 ', until it is cancled via software PORCNCL. This can be used to decide during TV operation, whether to program all registers (e.g. after power failure reset) or only altered ones (normal TV operation).


Fig. 3-1: $I^{2} \mathrm{C}$ Bus Clock Domains

Table 3-6: $\left.\right|^{2} \mathrm{C}$ bus characterization

| Subaddress | Default | R/W | Take-over | Subaddress | Default | R/W | Take-over |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00h | AAh | W | V40 | 1Dh | 44h | W | V40 |
| 01h | CAh | W | V40 | 1Eh | 00h | W | V40 |
| 02h | B0h | W | V40 | 1Fh | FFh | W | V40 |
| 03h | C8h | W | V40 | 20h | 1Fh | W | V40 |
| 04h | 16h | W | V40 | 21h | F4h | W | V40 |
| 05h | 10h | W | V40 | 22h | 44h | W | V40 |
| 06h | 20h | W | V40 | 23h | 00h | W | V40 |
| 07h | 01h | W | V40 | 24h | FFh | W | V40 |
| 08h | FOh | W | V40 | 25h | AAh | W | NTO |
| 09h | 3Eh | W | V40 | 26h | AAh | W | NTO |
| OAh | 00h | W | V40 | 27h | 05h | W | NTO/HS |
| OBh | AOh | W | V40 | 28h | 00h | W | NTO/rstyp |
| OCh | 00h | W | V40 | 29h | 60h | W | NTO |
| ODh | 90h | W | V40 | 2Ah | 60h | W | NTO |
| OEh | 80h | W | V40 | 2Bh | 90h | W | NTO |
| OFh | 00h | W | V40 | 2Ch | 00h | W | NTO/HS |
| 10h | 20h | W | V40 | 2Dh | 04h | W | NTO |

Table 3-6: $I^{2} \mathrm{C}$ bus characterization, continued

| Subaddress | Default | R/W | Take-over | Subaddress | Default | R/W | Take-over |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11h | 20h | W | V40 | 2Eh | 00h | W | NTO |
| 12h | 00h | W | V40 | 2Fh | 00h | W | V36B |
| 13h | 00h | W | V40 | 30h | 2Dh | W | V36B |
| 14h | 00h | W | V40 | 31h | 44h | W | V36B |
| 15h | 00h | W | V40 | 32h | 94h | W | V36B |
| 16h | 00h | W | V40 | 33h | 20h | W | V36B |
| 17h | 00h | W | V40 | 34h | 00h | W | V36B |
| 18h | 16h | W | V40 | 35h | 00h | W | V36B |
| 19h | 00h | W | V40 | 36h | 01h | W | V36B |
| 1Ah | 03h | W | V40 | 37h | 00h | W | V36B |
| 1Bh | 1Fh | W | V40 | 38h | EOh | W | V36B |
| 1Ch | F4h | W | V40 | 39h | 01h | W | V36B |
| 3Ah | 00h | W | V36B | 58h | 80h | W | V36B |
| 3Bh | 00h | W | V36B | 59h | 80h | W | V36B |
| 3Ch | 26h | W | V36B | 5Ah | 80h | W | V36B |
| 3Dh | 3Ch | W | V36B | 5Bh | 44h | W | V20 |
| 3Eh | 01h | W | V36B | 5Ch | 40h | W | V20 |
| 3Fh | 00h | W | V36B | 5Dh | C0h | W | V20 |
| 40h | 04h | W | V36B | 5Eh | 5Ch | W | V20 |
| 41h | 40h | W | V36B | 5Fh | 66h | W | V20 |
| 42h | 20h | W | V36B | 60h | 40h | W | V20 |
| 43h | 9Ch | W | V36B | 61h | 40h | W | V20 |
| 44h | AAh | W | V36B | 62h | 00h | W | V20 |
| 45h | 00h | W | V36B | 63h | 00h | W | V20 |
| 46h | 18h | W | V36B | 64h | A5h | W | V20 |
| 47h | OBh | W | V20 | 65h | 5Fh | W | V20 |
| 48h | 00h | W | V36B | 66h | OFh | W | V20 |
| 49h | 00h | W | V36B | 67h | 00h | W | V20 |
| 4Ah | 00h | W | V36B | 68h | 00h | W | V20 |
| 4Bh | 00h | W | V36B | 69h | 3Ch | W | V20 |
| 4Ch | 00h | W | V36B | 6Ah | 03h | W | V20 |

Table 3-6: $I^{2} \mathrm{C}$ bus characterization, continued

| Subaddress | Default | R/W | Take-over | Subaddress | Default | R/W | Take-over |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4Dh | 00h | W | V36B | 6Bh | 07h | W | V20 |
| 4Eh | 55h | W | V36B | 6Ch | 07h | W | V20 |
| 4Fh | OBh | W | V36B | 6Dh | 1Ch | W | V20 |
| 50h | 00h | W | V36B | 6Eh | 5Ch | W | V20 |
| 51h | 00h | W | V36B | 6Fh | 00h | W | V20 |
| 52h | 00h | W | V36B | 70h | 00h | W | V20 |
| 53h | 00h | W | V36B | 71h | E4h | W | V20 |
| 54h | 00h | W | V36B | 72h | 00h | W | V20 |
| 55h | 00h | W | V36B | 73h | 00h | W | V20 |
| 56h | 3Fh | W | V36B | 74h | 00h | W | V20 |
| 57h | 3Fh | W | V36B | 75h | 7Fh | W | V20 |
| 76h | 00h | W | V20 | B2h | 40h | W | V20 |
| 77h | 00h | W | V20 | B3h | 00h | W | V20 |
| 78h | 1Ch | W | V20 | B4h | FFh | W | V20 |
| 79h | 1Ch | W | V20 | B5h ${ }_{\text {(no autoincrement) }}$ | 43h | W | V20 |
| 7Ah | FCh | W | V20 | B6h | (spare) |  |  |
| 7Bh | 77h | W | V20 | B7h | 00h | W | V40 |
| 7Ch | 02h | W | V20 | B8h | 00h | W | V40 |
| 7Dh | 6Ch | W | V20 | B9h | 00h | W | V40 |
| 7Eh | 00h | W | V20 | BAh | 00h | W | V40 |
| 7Fh | 15h | W | V20 | BBh | (spare) |  |  |
| 80h | 00h | W | V20 | BCh | AAh | W | NTO |
| 81h | 00h | W | V20 | BDh | AAh | W | NTO |
| $82 h_{\text {(no autoincrement) }}$ | 00h | W | V20 | BEh | 05h | W | NTO |
| 83h |  | R | NTO | BFh | (spare) |  |  |
| $84 h_{\text {(no autoincrement) }}$ |  | R | NTO | C0h | 00h | W | V40 |
| 85h |  | R | no/rstyp | C1h | 00h | W | V40 |
| 86-93h |  | R | NTO | DOh | 00h | W | V36 |
| 94h-95h | (spare) |  |  | D1h | 00h | W | V36 |
| 96h |  | R | V40 | D2h | 00h | W | V36 |
| 97h | (spare) |  |  | EOh | 00h | W | V40 |

Table 3-6: $I^{2} \mathrm{C}$ bus characterization, continued

| Subaddress | Default | R/W | Take-over | Subaddress | Default | R/W | Take-over |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 98h |  | R | V36B | E1h | 00h | W | V40 |
| 99h |  | R | V20 | E2h | 00h | W | V40 |
| A0h | 00h | W | NTO | E3h | 00h | W | V40 |
| A1h | 00h | W | NTO | E4h | 00h | W | V40 |
| A2h | FFh | W | NTO | E5h | 00h | W | V40 |
| A3h | FFh | W | NTO | E6h | 00h | W | V40 |
| A4h | 00h | W | NTO | E7h | 00h | W | V40 |
| B0h | 10h | W | V20 | E8h | 00h | W | V40 |
| B1h | 00h | W | V20 | E9h | 00h | W | V40 |
| EAh | 00h | W | V40 |  |  |  |  |
| EBh | 00h | W | V40 |  |  |  |  |
| ECh | 00h | W | V40 |  |  |  |  |
| EDh | 00h | W | V40 |  |  |  |  |
| EEh | 00h | W | V40 |  |  |  |  |
| EFh | 00h | W | V40 |  |  |  |  |
| F0-F6h |  | R | NTO |  |  |  |  |
| F7h-FDh | (spare) |  |  |  |  |  |  |
| FEh |  | W |  |  |  |  |  |
| FFh |  | W |  |  |  |  |  |
| Take-over mechanism |  |  |  |  | Register types |  |  |
| NTO | No take-over mechanism |  |  |  | W | Write register |  |
| V20 | Take-over with V-sync in 20 MHz domain |  |  |  | R | Read register |  |
| V40 | Take-over with V-sync in 40 MHz domain |  |  |  | Rrstyp | Reset register after reading |  |
| V36B | Take-over with V-sync in back-end 36.0 MHz domain |  |  |  |  |  |  |
| HS | Handshake mechanism required |  |  |  |  |  |  |

3.1.2. $1^{2} \mathrm{C}$ Bus List in Alphabetical Order

| Name | Subaddress |
| :---: | :---: |
| AABYP | OCh |
| ACCFIX | 5Bh |
| ACCFRZ | 5Bh |
| ACCLIM | 7Ah |
| ADCSEL | OCh |
| ADLCK | 81h |
| ADLCKCC | 81h |
| ADLCKSEL | 81h |
| AFPROC | 4Dh |
| AGCADJ1 | 67h |
| AGCADJ2 | 68h |
| AGCADJB | 16h |
| AGCADJCV | 90h |
| AGCADJF | 17h |
| AGCADJG | 15h |
| AGCADJR | 14h |
| AGCFRZE | 68h |
| AGCMD | 67h |
| AGCRES | 68h |
| AGCTHD | B0h |
| ALPFIP | 05h |
| ALPFIPI | B8h |
| ALPFOP | 32h |
| AM500 | 90h |
| AM600 | 90h |
| AMSTD50 | B1h |
| AMSTD60 | B1h |
| APENSEL | 05h |
| APPLIP | 01h |
| APPLIPI | B9h |
| APPLOP | 3Dh |
| ASCENTCTI | 30h |
| AUTOFRRN | 32h |


| Name | Subaddress |
| :---: | :---: |
| BCOF | 31h |
| BELLFIR | 7Dh |
| BELLIIR | 7Dh |
| BGPOS | 47h |
| BLANDEL | 07h |
| BLANEN | 36h |
| BLANLEN | 08h |
| BLANPOL | 36h |
| BORDERH | 45h |
| BORDERV | 45h |
| BORDPOSH | 35h |
| BORDPOSV | 34h |
| BRTADJ | OAh |
| CDELHPOS | 4Fh |
| CFORMAT | 18h |
| CHRF | 5Eh |
| CHRMSIG656 | 55h |
| CHROMAMP | 57h |
| CHROMSIGN | 57h |
| CHRSF | OBh |
| CHRSHFT | 3Dh |
| CKILL | 60h |
| CKILLS | 61h |
| CKSTAT | 88h |
| CLKF2PAD | 16h |
| CLKOUTINV | 4Fh |
| CLKOUTON | 30h |
| CLKOUTSEL | 4Fh |
| CLKOUTSEL72 | 4Dh |
| CLKT | 2Eh |
| CLMPD1 | 6Bh |
| CLMPD1S | 7Bh |
| CLMPD2 | 6Ch |
| CLMPD2S | 7Bh |


| Name | Subaddress |
| :---: | :---: |
| CLMPHIGH | 69h |
| CLMPLOW | 6Ah |
| CLMPST1 | 6Dh |
| CLMPST1S | 78h |
| CLMPST2 | 6Eh |
| CLMPST2S | 79h |
| CLMPVG | 10h |
| CLMPVRB | ODh |
| CLPSTGY | 6Bh |
| CLRANGE | 5Dh |
| COARSEDEL | 32h |
| COLON | 5Bh |
| COMB | 5Fh |
| CON | 5Ch |
| CONADJ | OBh |
| CONS | 5Bh |
| CPLLOF | 82h |
| CPLLRES | 80h |
| CRCB | 5Bh |
| CSTAND | 5Fh |
| CVBOSEL1 | 6Ah |
| CVBOSEL2 | 70h |
| CVBOSEL3 | 70h |
| CVBSEL1 | 6Fh |
| CVBSEL2 | 6Fh |
| DCLMPF | 10h |
| DECTWO | OBh |
| DEEMPFIR | B5h |
| DEEMPIIR | B5h |
| DEEMPSTD | 82h |
| DETHPOL | 88h |
| DETVPOL | 88h |
| DISALLRES | 80h |
| DISCHCH | 6Ch |


| Name | Subaddress |
| :---: | :---: |
| DISRES | 27h |
| DPOUT656 | 56h |
| EIA770 | 7Ch |
| EN_656 | 18h |
| ENLIM | 7Eh |
| F_POL | 18h |
| FBLACTIVE | 83h |
| FBLCONF | ODh |
| FBLDEL | ODh |
| FBLOFFST | OCh |
| FEMAG | B1h |
| FHDET | 6Ch |
| FHFRRN | 71h |
| FIELDBINV | 54h |
| FILE | 2Eh |
| FINEDEL | 32h |
| FIOFFOFF | 54h |
| FION | 2Dh |
| FKOI | 2Ch |
| FKOIHYS | 2Ch |
| FLDINV | 6Bh |
| FLINE | 6Bh |
| FLNSTRD | 7Eh |
| FMOD | 29h |
| FOFFST | C1h |
| FREEZE | 3Fh |
| FREQSEL | 7Ch |
| FRFIX | 1Ah |
| FRINC | BCh |
| FSWFTL | DOh |
| GOFST | OEh |
| GRADELAA | F3h |
| GRADISSTABLE | F2h |
| H_POL | 18h |


| Name | Subaddress |
| :---: | :---: |
| HAAPRESC | 09h |
| HCOF | 31h |
| HDCPRESC | 05h |
| HDTOTEST | 2Eh |
| HINCO | 48h |
| HINC1 | 49h |
| HINC2 | 4Ah |
| HINC3 | 4Bh |
| HINC4 | 4Ch |
| HINCREXT | 29h |
| HINP | 6Dh |
| HORPOS | 3Ah |
| HORWIDTH | 38h |
| HOUTDEL | 3Eh |
| HOUTFR | 41h |
| HOUTPOL | 41h |
| HPANON | 4Fh |
| HPOL | 6Ch |
| HRES | 28h |
| HSCPOSC | 4Eh |
| HSCPRESC | 01h |
| HSEG1 | 50h |
| HSEG2 | 51h |
| HSEG3 | 52h |
| HSEG4 | 53h |
| HSPPL | COh |
| HSWIN | 29h |
| HTESTW | 2Ah |
| HUE | 63h |
| HWID | 2Eh |
| IFCOMP | 7Ah |
| IFCOMSTR | 82h |
| IICINCR | 25h |
| IMODE | 18h |


| Name | Subaddress |
| :---: | :---: |
| INT | 89h |
| ISHFT | 7Eh |
| ITUPRTSEL | 16h |
| KD2 | 29h |
| KIL | A1h |
| KINL | A1h |
| KOIH | 2Ah |
| KOIWID | 2Ah |
| KPL | AOh |
| KPNL | AOh |
| LB43SENS | E9h |
| LBACTIVITY | ECh |
| LBASDEL | EFh |
| LBELAA | FOh |
| LBFORMAT | F2h |
| LBFS | E6h |
| LBGFBDEL | EDh |
| LBGRADDET | EOh |
| LBGRADRST | EAh |
| LBGSDEL | EEh |
| LBHISTBLA | E4h |
| LBHIWHITE | E3h |
| LBHSDEL | EAh |
| LBHWEND | E2h |
| LBHWST | E7h |
| LBNGFEN | E9h |
| LBSLAA | FOh |
| LBSTABILITY | E9h |
| LBSTATUS | 85h |
| LBSUB | EAh |
| LBSUBTITLE | F2h |
| LBTHDNBNG | E9h |
| LBTHDNBNHA | EBh |
| LBTOPTITLE | F2h |


| Name | Subaddress |
| :---: | :---: |
| LBVWENDLO | E1h |
| LBVWENDUP | E6h |
| LBVWSTLO | E5h |
| LBVWSTUP | E8h |
| LIMEN | 2Ch |
| LIMII | A3h |
| LIMIP | A2h |
| LIMLR | A4h |
| LMOD | 29h |
| LMOFST | 5Dh |
| LNL | 2Dh |
| LNSTDRD | 89h |
| LOCKSP | 47h |
| LPBLACK | F5h |
| LPCDEL | 72h |
| LPFIPMD | 2Fh |
| LPFLD | 8Ah |
| LPFOP | 43h |
| LPFOPFF | 3Ch |
| LPPOST | 62h |
| LPWHITE | F5h |
| MINV | 92h |
| MIXGAIN | OFh |
| MIXOP | ODh |
| MLL | 09h |
| MVP | B2h |
| MVPG | B2h |
| NALPFIP | 04h |
| NALPFIPI | BAh |
| NALPFOP | 45h |
| NAPIPPHI | 17h |
| NAPPLIP | 02h |
| NAPPLIPI | B7h |
| NAPPLOP | 3Fh |


| Name | Subaddress |
| :---: | :---: |
| NMLINE | 19h |
| NMPOS | 1Ah |
| NMSENSE | 1Ah |
| NMSTATUS | 85h |
| NOGRADFOUND | F2h |
| NOISEME | 84h |
| NOSIGB | 6Dh |
| NOSYNC | 3Ch |
| NOTCHOFF | 5Ch |
| NRON | 1Ah |
| NRPIXEL | 8Bh |
| NSRED | 72h/7Eh |
| NTCHSEL | 80h |
| NTSCREF | 64h |
| OPDEL | 44h |
| OSCPD | 7Ch |
| PALDEL | 47h |
| PALDET | 8Ch |
| PALID | 88h |
| PALIDLO | 75h |
| PALIDL1 | 74h |
| PALIDL2 | 82h |
| PALINC1 | 82h |
| PALINC2 | 82h |
| PALREF | 65h |
| PB | 85h |
| PDGSR | 3Fh |
| PFBL | 85h |
| PG | 85h |
| PKLU | 59h |
| PKLV | 5Ah |
| PKLY | 58h |
| PLLTC | 6Eh |
| POR | 8Ch |


| Name | Subaddress |
| :---: | :---: |
| PORCNCL | 80h |
| PPLIP | 2Bh |
| PPLOFF | 3Ch |
| PPLOP | 41h |
| PR | 85h |
| PWADJCNT | 93h |
| PWTHD | 5Dh |
| RBOFST | OEh |
| RDCTRLDIS | 45h |
| REFRON | 41h |
| REFRPER | 41h |
| REFTRIM | 76h |
| REFTRIMCV | 77h |
| REFTRIMCVRD | 8Eh |
| REFTRIMEN | 72h |
| REFTRIMRD | 8Dh |
| REFTRIMRGB | 77h |
| REFTRIMRGBRD | 8Eh |
| REV | F6h |
| RGBSEL | OFh |
| SATNR | 72h |
| SCADJ | 66h |
| SCDEV | 89h |
| SCMIDL | 79h |
| SCMREL | 7Fh |
| SCOUTEN | 88h |
| SDB | B2h |
| SDR | 5Eh |
| SECACC | 7Fh |
| SECACCL | 81h |
| SECDIV | 7Fh |
| SECINC1 | 7Fh |
| SECINC2 | 7Fh |
| SECNTCH | 5Ch |


| Name | Subaddress |
| :---: | :---: |
| SETSTABLL | 2Ch |
| SHAPERDIS | 7Ch |
| SHIFTUV | 56h |
| SKEWSEL | OEh |
| SLLTHD | 66h |
| SLLTHDV | B1h |
| SLLTHDVP | 78h |
| SLS | 8Fh/F6h |
| SMMIRROR | 87h |
| SMOP | OEh |
| STAB | 8Ch |
| STABLL | 86h |
| STANDBY | 11h |
| STDET | 88h |
| STOPMODE | 3Fh |
| SUBTITLE | F2h |
| SWITCHTO43 | F2h |
| SYNFTHD | 82h |
| THRESHC | 30h |
| THRSEL | 78h |
| TNRABS | 1Ah |
| TNRCLC | 24h |
| TNRCLY | 24h |
| TNRSOC | 20h |
| TNRSOY | 1Bh |
| TNRS1C | 20h |
| TNRS1Y | 1Bh |
| TNRS2C | 21h |
| TNRS2Y | 1Ch |
| TNRS3C | 21h |
| TNRS3Y | 1Ch |
| TNRS4C | 22h |
| TNRS4Y | 1Dh |
| TNRS5C | 22h |


| Name | Subaddress |
| :---: | :---: |
| TNRS5Y | 1Dh |
| TNRS6C | 23h |
| TNRS6Y | 1Eh |
| TNRS7C | 23h |
| TNRS7Y | 1Eh |
| TNRSEL | 1Ah |
| TNRSSC | 1Fh |
| TNRSSY | 1Fh |
| TOPTITLE | F2h |
| TRAPBLU | 80h |
| TRAPRED | 80h |
| TSTSHAPERI | 7Ch |
| UBORDER | 37h |
| UPBLACK | F5h |
| UPWHITE | F5h |
| USATADJ | 10h |
| UVCOR | 5Ch |
| UVDEL | 13h |
| V_POL | 18h |
| V20STAT | 99h |
| V36BSTAT | 98h |
| V40STAT | 96h |
| V656DEL | 4Dh |
| VBLANDEL | DOh |
| VBLANLEN | DOh |
| VBLANPOL | DOh |
| VBORDER | 37h |
| VDEL_EN | 55h |
| VDELF_EN | 03h |
| VDETIFS | 5Dh |
| VDETITC | B2h |
| VERSION | 8Fh/F6h |
| VFLYMD | 8Ch |
| VFLYWHL | 7Dh |


| Name | Subaddress |
| :---: | :---: |
| VFLYWHLMD | 81h |
| VINMTHD | 2Fh |
| VINP | 72h |
| VLENGTH | 91h |
| VLP | 7Eh |
| VOUTFR | 41h |
| VOUTPOL | 41h |
| VPOL | 62h |
| VSATADJ | 11h |
| VSHIFT | 73h |
| VSIGNAL | 18h |
| VSLPF | C1h |
| VTHRH50 | 75h |
| VTHRH60 | B4h |
| VTHRL50 | 74h |
| VTHRL60 | B3h |
| WINDHDR | 3Bh |
| WINDHON | 3Bh |
| WINDHSP | 3Bh |
| WINDHST | 3Bh |
| WINDVDR | 39h |
| WINDVON | 39h |
| WINDVSP | 39h |
| WINDVST | 39h |
| WRCTRLDIS | 09h |
| Y2RGB | 12h |
| YBORDER | 36h |
| YCDEL | 62h |
| YCOR | 30h |
| YCSEL | 6Bh |
| YFDEL | 12h |
| YUVSEL | OEh |

### 3.1.3. $I^{2} C$ Bus Command Table

Table 3-7: $I^{2} \mathrm{C}$ register overview

| Sub add (Hex) | Data Byte |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Input Processing |  |  |  |  |  |  |  |  |
| 00h | APPLIP[8:1] |  |  |  |  |  |  |  |
| 01h | APPLIP[0] | HSCPRESC [11:5] |  |  |  |  |  |  |
| 02h | HSCPRESC[4:0] |  |  |  |  | NAPPLIP[9:7] |  |  |
| 03h | VDELF_EN | NAPPLIP6[6:0] |  |  |  |  |  |  |
| 04h | NALPFIP |  |  |  |  |  |  |  |
| 05h | APENSEL | NALPFIP8 | ALPFIP[9:8] |  | HDCPRESC |  |  |  |
| 06h | ALPFIP[7:0] |  |  |  |  |  |  |  |
| 07h | BLANDEL |  |  |  |  |  |  |  |
| 08h | BLANLEN |  |  |  |  |  |  |  |
| 09h |  | WRCTRLDIS | HAAPRESC |  | MLL |  |  |  |
| RGB Front-end |  |  |  |  |  |  |  |  |
| OAh | BRTADJ |  |  |  |  |  |  |  |
| OBh | DECTWO | CHRSF | CONADJ |  |  |  |  |  |
| OCh | ADCSEL | AABYP | FBLOFFST |  |  |  |  |  |
| ODh | CLMPVRB1 | CLMPVRBO | FBLDEL |  |  | MIXOP |  | FBLCONF |
| OEh | YUVSEL | SMOP | SKEWSEL | RBOFST |  |  | GOFST |  |
| OFh | RGBSEL | MIXGAIN |  |  |  |  |  |  |
| 10h | CLMPVG | DCLMPF | USATADJ |  |  |  |  |  |
| 11h | STANDBY1 | STANDBYO | VSATADJ |  |  |  |  |  |
| 12h | Y2RGB |  | YFDEL |  |  |  |  |  |
| 13h |  |  | UVDEL |  |  |  |  |  |
| 14h |  |  | AGCADJR |  |  |  |  |  |
| 15h |  |  | AGCADJG |  |  |  |  |  |
| 16h | ITUPRTSEL | CLKF2PAD | AGCADJB |  |  |  |  |  |
| 17h | NAPIPPHI1 | NAPIPPHIO | AGCADJF |  |  |  |  |  |
| 18h | IMODE |  | VSIGNAL | CFORMAT | F_POL | H_POL | V_POL | EN_656 |
| Noise Reduction |  |  |  |  |  |  |  |  |
| 19h | NMLINE [7:0] |  |  |  |  |  |  |  |
| 1Ah | NMPOS |  | NMSENSE |  | NMLINE [8] | TNRABS | NRON | TNRSEL |
| 1Bh | TNRSOY |  |  |  | TNRS1Y |  |  |  |
| 1Ch | TNRS2Y |  |  |  | TNRS3Y |  |  |  |
| 1Dh | TNRS4Y |  |  |  | TNRS5Y |  |  |  |
| 1Eh | TNRS6Y |  |  |  | TNRS7Y |  |  |  |
| 1Fh | TNRSSY |  |  |  | TNRSSC |  |  |  |

Table 3-7: $\|^{2} \mathrm{C}$ register overview, continued


Table 3-7: $\left.\right|^{2} \mathrm{C}$ register overview, continued

| Sub add (Hex) | Data Byte |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 44h | OPDEL[7:0] |  |  |  |  |  |  |  |
| 45h | BORDERV |  | BORDERH |  | RDCTRLDIS | LPFOP8 | NALPFOP8 | OPDEL[8] |
| 46h | NALPFOP |  |  |  |  |  |  |  |
| Panorama Scaler |  |  |  |  |  |  |  |  |
| 47h |  | PALDEL. 1 | PALDEL. 0 | LOCKSP |  | BGPOS |  |  |
| 48h | HINCO [7:0] |  |  |  |  |  |  |  |
| 49h | HINC1 [7:0] |  |  |  |  |  |  |  |
| 4Ah | HINC2 [7:0] |  |  |  |  |  |  |  |
| 4Bh | HINC3 [7:0] |  |  |  |  |  |  |  |
| 4Ch | HINC4 [7:0] |  |  |  |  |  |  |  |
| 4Dh | V656DEL | AFPROC | CLKOUTSEL272 | HINC4 [8] | HINC3 [8] | HINC2 [8] | HINC1 [8] | HINCO [8] |
| 4Eh | HSCPOSC [7:0] |  |  |  |  |  |  |  |
| 4Fh | CDELHPOS | CLKOUTSEL | CLKOUTINV | HPANON | HSCPOSC [1 |  |  |  |
| 50h | HSEG1 |  |  |  |  |  |  |  |
| 51h | HSEG2 |  |  |  |  |  |  |  |
| 52h | HSEG3 |  |  |  |  |  |  |  |
| 53h | HSEG4 |  |  |  |  |  |  |  |
| 54h | FIOFFOFF | FIELDBINV | HSEG2 [10:8] |  |  | HSEG1 [10:8] |  |  |
| 55h | CHRMSIG656 | VDEL_EN | HSEG4 [10:8] |  |  | HSEG3 [10:8] |  |  |
| DAC Control |  |  |  |  |  |  |  |  |
| 56h | SHIFTUV | DPOUT656 |  |  |  |  |  |  |
| 57h | CHROMSIGN | CHROMAMP |  |  |  |  |  |  |
| 58h | PKLY |  |  |  |  |  |  |  |
| 59h | PKLU |  |  |  |  |  |  |  |
| 5Ah | PKLV |  |  |  |  |  |  |  |
| CVBS Front-end |  |  |  |  |  |  |  |  |
| 5Bh | CONS |  |  | COLON | CRCB |  | ACCFIX | ACCFRZ |
| 5Ch | CON |  |  | UVCOR |  | NOTCHOFF | SECNTCH |  |
| 5Dh | PWTHD |  | CLRANGE |  | LMOFST |  | VDETIFS |  |
| 5Eh | SDR |  | CHRF |  |  |  |  |  |
| 5Fh | COMB | CSTAND |  |  |  |  |  |  |
| 60h | CKILL |  |  |  |  |  |  |  |
| 61h | CKILLS |  |  |  |  |  |  |  |
| 62h | VPOL |  | LPPOST | YCDEL |  |  |  |  |
| 63h | HUE |  |  |  |  |  |  |  |
| 64h | NTSCREF |  |  |  |  |  |  |  |
| 65h | PALREF |  |  |  |  |  |  |  |
| 66h | SLLTHD |  | SCADJ |  |  |  |  |  |

Table 3-7: $I^{2} \mathrm{C}$ register overview, continued

| Sub add <br> (Hex) | Data Byte |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 67h | AGCMD |  | AGCADJ1 |  |  |  |  |  |
| 68h | AGCRES | AGCFRZE | AGCADJ2 |  |  |  |  |  |
| 69h | CLMPHIGH |  |  |  |  |  |  |  |
| 6Ah | CVBOSEL1 |  |  |  | CLMPLOW |  |  |  |
| 6Bh | FLINE | FLDINV | CLPSTGY | YCSEL | CLMPD1 |  |  |  |
| 6Ch | HPOL1 | HPOLO | FHDET | DISCHCH | CLMPD2 |  |  |  |
| 6Dh | NOSIGB | HINP | CLMPST1 |  |  |  |  |  |
| 6Eh | PLLTC |  | CLMPST2 |  |  |  |  |  |
| 6Fh | CVBSEL2 |  |  |  | CVBSEL1 |  |  |  |
| 70h | CVBOSEL2 |  |  |  | CVBosel3 |  |  |  |
| 71h | FHFRRN |  |  |  |  |  |  |  |
| 72h | REFTRIMEN | SATNR | VINP | NSRED |  | LPCDEL |  |  |
| 73h | VSHIFT |  |  |  |  |  |  |  |
| 74h | PALIDL1 | VTHRL50 |  |  |  |  |  |  |
| 75h | PALIDLO | VTHRH50 |  |  |  |  |  |  |
| 76h | REFTRIM |  |  |  |  |  |  |  |
| 77h | REFTRIMCV |  |  |  | REFTRIMRGB |  |  |  |
| 78h | SLLTHDVP | THRSEL | CLMPST1S |  |  |  |  |  |
| 79h | SCMIDL |  | CLMPST2S |  |  |  |  |  |
| 7Ah | ACCLIM |  |  |  |  | IFCOMP |  |  |
| 7Bh | CLMPD2S |  |  |  | CLMPD1S |  |  |  |
| 7Ch |  |  | EIA770 | SHAPERDIS | OSCPD | TSTSHAPERI | FREQSEL1 | FREQSELO |
| 7Dh |  | BELLFIR |  |  | BELLIIR |  |  | VFLYWHL |
| 7Eh | FLNSTRD |  | ENLIM | ISHFT |  | NSRED2 | VLP |  |
| 7Fh | SECACC | SECDIV | SECINC1 |  | SECINC2 |  | SCMREL |  |
| 80h | PORCNCL | NTCHSEL |  |  | CPLLRES | DISALLRES | TRAPBLU | TRAPRED |
| 81h | ADLCK | ADLCKSEL | ADLCKCC | VFLYWHLMD |  | SECACCL |  |  |
| 82h | SYNFTHD |  | IFCOMSTR | PALIDL2 | CPLLOF | DEEMPSTD | PALINC1 | PALINC2 |
| Read Register |  |  |  |  |  |  |  |  |
| 83h |  |  |  |  |  |  |  | FBLACTIVE |
| 84h | NOISEME |  |  |  |  |  |  |  |
| 85h |  |  | LBSTATUS | PFBL | PG | PB | PR | NMSTATUS |
| 86h |  |  |  |  |  |  |  | STABLL |
| 87h |  |  |  |  |  |  | SMMIRROR |  |
| 88h | DETHPOL | DETVPOL | STDET |  |  | SCOUTEN | PALID | CKSTAT |
| 89h | LNSTDRD | INT | SCDEV |  |  |  |  |  |
| 8Ah | LPFLD |  |  |  |  |  |  |  |
| 8Bh | NRPIXEL |  |  |  |  |  |  |  |

Table 3-7: $\|^{2} \mathrm{C}$ register overview, continued


Table 3-7: $\left.\right|^{2} \mathrm{C}$ register overview, continued

| Sub add (Hex) | Data Byte |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Doh | VBLANDEL [9:8] |  | VBLANPOL |  |  | FSWFTL | VBLANLEN [9:8] |  |
| D1h | VBLANDEL [7:0] |  |  |  |  |  |  |  |
| D2h | VBLANLEN [7:0] |  |  |  |  |  |  |  |
| Letterbox Detection |  |  |  |  |  |  |  |  |
| EOh | LBGRADDET |  |  |  |  |  |  |  |
| E1h | LBVWENDLO |  |  |  |  |  |  |  |
| E2h | LBHWEND |  |  |  |  |  |  |  |
| E3h | LBHIWHITE |  |  |  |  |  |  |  |
| E4h | LBHISTBLA |  |  |  |  |  |  |  |
| E5h | LBMASLA | LBVWSTLO |  |  |  |  |  |  |
| E6h | LBFS | LBVWENDUP |  |  |  |  |  |  |
| E7h | LBVISUON | LBHWST |  |  |  |  |  |  |
| E8h | LBVWSTUP |  |  |  |  |  |  |  |
| E9h | LBSTABILITY | LB43SENS | LBNGFEN | LBTHDNBNG |  |  |  |  |
| EAh | LBSUB1 | LBSUB0 | LBGRADRST | LBHSDEL |  |  |  |  |
| EBh | LBTHDNBNHA |  |  |  |  |  |  |  |
| ECh | LBACTIVITY |  |  |  |  |  |  |  |
| EDh | LBGFBDEL |  |  |  |  |  |  |  |
| EEh | LBGSDEL |  |  |  |  |  |  |  |
| EFh | LBASDEL |  |  |  |  |  |  |  |
| Letterbox Read |  |  |  |  |  |  |  |  |
| FOh | LBSLAA |  |  |  |  |  |  |  |
| F1h | LBELAA |  |  |  |  |  |  |  |
| F2h | LBFORMAT | LBSUBTITLE | LBTOPTITLE | GRADISSTABLE | TOPTITLE | SUBTITLE | NOGRADFOUND | SWITCHTO43 |
| F3h | GRADELAA[8] | GRADSLAA |  |  |  |  |  |  |
| F4h | GRADELAA[7:0] |  |  |  |  |  |  |  |
| F5h |  |  |  |  | LPBLACK | UPBLACK | LPWHITE | UPWHITE |
| F6h | VERSION |  |  | SLS | REV |  |  |  |
| FEh | take-over-indication (immediately) |  |  |  |  |  |  |  |
| FFh | take-over-indication (after V-pulse) |  |  |  |  |  |  |  |

### 3.1.4. $I^{2} C$ Bus Command Description

Underlined values are initialized at power-on. Some bits are intended to not be user adjustable. Mandatory and recommended settings are available from Micronas in a separate document (Application Note: $\mathrm{I}^{2} \mathrm{C}$ Settings).

Table 3-8: $I^{2} \mathrm{C}$ bus command description

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 00h |  |  |
| D7-D0 | APPLIP8-1 <br> [FP-PRE] | Active Pixel Per Line <br> Number of pixels to be stored in memory Granularity: 2 pixel '000000000': 0 pixel <br> '101010101': 682 pixel <br> '111111111': 1022 pixel |
| Subaddress 01h |  |  |
| D7 | APPLIP0 <br> [FP-PRE] | Belongs to 00h |
| D6-D0 | HSCPRESC11-5 [FP-PRE] | Control Signal For HSCALE In Horizontal Pre-scaler '000000000000': subsampling factor by scaler stage is 1 '100000000000': subsampling factor is 1.5 ( 720 pixel) <br> ' 100101010110 ': subsampling factor is 1.583 ( 682 pixel) ' 111111111111 ': subsampling factor is 2 ( 540 pixel) |
| Subaddress 02h |  |  |
| D7-D3 | HSCPRESC4-0 [FP-PRE] | Belongs to 01h |
| D2-D0 | NAPPLIP9-7 [FP-PRE] | Not Active Pixel Per Line <br> Granularity: 2 clock cycles (~50 ns) <br> ‘0000000000’: 0 clock cycles <br> ' $\mathbf{0 0 0 1 0 0 1 0 0 0 \prime} 144$ clock cycles ( $\sim 7.2 \mu \mathrm{~s}$ ) <br> '1111111111': 2046 clock cycles ( $\sim 51 \mu \mathrm{~s}$ ) |
| Subaddress 03h |  |  |
| D7 | VDELF_EN [FP-PRE] | Vertical pulse delay frontend ' 0 ': no delay <br> '1': delayed |
| D6-D0 | NAPPLIP6-0 [FP-PRE] | Belongs to 02h |
| Subaddress 04h |  |  |
| D7-D0 | NALPFIP7-0 [FP-PRE] | Not Active Lines Per Field (Input Processing) <br> '000000000': 0 lines <br> ' 000010110 ': 22 lines <br> '111111111': 511 lines |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 05h |  |  |
| D7 | APENSEL [FP-PRE] | Active Pixel Enable Select <br> 0: count clock cycles (recommended for CVBS/RGB input) <br> 1: count active pixels (recommended for ITU656 input) |
| D6 | NALPFIP8 [FP-PRE] | Belongs to 04h |
| D5-D4 | ALPFIP9-8 [FP-PRE] | Active Lines Per Field '0000000000': no active line '0100100000': 288 active lines '1111111111': 1023 active lines |
| D3-D0 | HDCPRESC | Horizontal Pre-Scaler Decimates By <br> '0000': 1 <br> '0001': 2 <br> ‘0010': 3 <br> '0011': 4 <br> '0100': 6 <br> '0101': 8 <br> '0110': 12 <br> '0111': 16 <br> '1000': 24 <br> '1001': 32 |
| Subaddress 06h |  |  |
| D7-D0 | ALPFIP7-0 | Belongs to 05h |
| Subaddress 07h |  |  |
| D7-D0 | BLANDEL | Blanking signal delay <br> Delay in pixels from hsync to active edge of blank signal: <br> Blank_start=4*BLANDEL <br> '00000000': no delay <br> ' 00000001 ': 4 pixel delay <br> ' 11111111 ': 1020 pixel delay |
| Subaddress 08h |  |  |
| D7-D0 | BLANLEN | Blanking signal length <br> Length in pixels from start of active blank signal: <br> Blank_length $=4^{*}$ BLANLEN <br> '00000000': no pixel <br> '11110000': 960 pixel <br> '11111111': 1020 pixel length |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 09h |  |  |
| D6 | WRCTRLDIS [FP-MC] | Memory Write Control Circuit Disable <br> ' 0 ': enabled <br> '1': disabled |
| D5-D4 | HAAPRESC [FP-MC] | Horizontal Anti Alias Filter <br> '00': filter bypassed <br> '01': force characteristic weak <br> '10': force characteristic strong <br> '11': automatic characteristic (weak or strong) <br> Note: For normal CVBS/RGB full-screen, filter should be set to weak or automatic characteristic. For ITU656 full-screen input, filter should be bypassed. Strong characteristic is for split-screen and PiP only. |
| D3-D0 | $\begin{aligned} & \text { MLL } \\ & \text { [FP-MC] } \end{aligned}$ | Minimum Line Length effective number of clock periods: $600+$ MLL* 128 1110: corresponds to 2392 clock periods |
| Subaddress 0Ah |  |  |
| D7-D0 | BRTADJ <br> [FP-RGB] | Brightness Adjustment of RGB/YUV input <br> '10000000': -128 LSB (darkest picture) <br> '00000000': 0 <br> '01111111': +127 LSB (brightest picture) |
| Subaddress 0Bh |  |  |
| D7 | DECTWO <br> [FP-RGB] | Decimation by 2 decimation of RGB/YUV signal before soft-mix ' 0 ': no decimation <br> ' 1 ': decimation by 2 |
| D6 | CHRSF [FP-RGB] | Additional Chroma subsampling filter <br> ' 0 ': disabled <br> ' 1 ': enabled |
| D5-D0 | CONADJ <br> [FP-RGB] | ```Contrast Adjustment of RGB/YUV input '000000': 0 '000001': 1/32 '100000': 1 '111111': 63/32``` |
| Subaddress OCh |  |  |
| D7 | ADCSEL <br> [FP-RGB] | Select ADC for sync signal conversion <br> ' 0 ': use ADC G <br> '1': use ADC_FBL |
| D6 | AABYP [FP-RGB] | Bypass RGB/YUV Antialiasfilter <br> ' 0 ': use filter <br> '1': bypass |
| D5-D0 | FBLOFFST <br> [FP-RGB] | Fast Blank Offset Correction '000000': 0 LSB offset '111111': 63 LSB offset |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 0Dh |  |  |
| D7-D6 | CLMPVRB [FP-RGB] | Clamping Value Red and Blue ADC <br> '00': 16 ( $\mathrm{B} / \mathrm{R}$ signal without sync) <br> '01': 80 ( $B / R$ signal with sync) <br> ' 10 ': 128 (U/V signal) <br> '11': (reserved) |
| D5-D3 | $\begin{aligned} & \text { FBLDEL } \\ & \text { [FP-RGB] } \end{aligned}$ | Fast Blank Delay vs. RGB/YUV Input granularity: 25 ns <br> ' 000 ': - 50 ns delay <br> ' 010 ': no delay <br> ' 110 ': +100 ns delay <br> '111': (reserved) |
| D2-D1 | $\begin{aligned} & \text { MIXOP } \\ & \text { [FP-RGB] } \end{aligned}$ | Mixing Configuration ' 00 ': enable Soft-Mix '01': only RGB path visible '10': only CVBS path visible '11': (reserved) |
| D0 | FBLCONF [FP-RGB] | Configuration of FBLACTIVE signal ' 0 ': react after one clock ( 25 ns ) active FBL input ' 1 ': react after 5 clock ( 125 ns ) active FBL input |
| Subaddress 0Eh |  |  |
| D7 | YUVSEL [FP-RGB] | YUV or RGB Input Selection <br> '0': YUV expected <br> '1': RGB expected |
| D6 | $\begin{aligned} & \text { SMOP } \\ & \text { [FP-RGB] } \end{aligned}$ | Softmix Operation Mode <br> ' 0 ': dynamic <br> '1': static |
| D5 | SKEWSEL <br> [FP-RGB] | SKEW Correction for RGB/YUV Channel <br> ' 0 ': SKEW correction enabled <br> '1': SKEW correction disabled (for PiP3, PiP4 only) |
| D4-D2 | $\begin{aligned} & \text { RBOFST } \\ & \text { [FP-RGB] } \end{aligned}$ | Clamping Correction for R/B ADC <br> ' 000 ': 0 ( $\mathrm{R} / \mathrm{B}$, no pedestal offset visible) $\text { '001': } 16$ <br> '010': 64 ( $\mathrm{R} / \mathrm{B}$ with sync, no pedestal offset visible) <br> '011’: 80 <br> '100': 127 (UV negative pedestal offset) <br> '101': 128 (UV) <br> '110': 129 (UV positive pedestal offset) <br> '111': (reserved) |
| D1-D0 | $\begin{aligned} & \text { GOFST } \\ & \text { [FP-RGB] } \end{aligned}$ | Clamping correction for G ADC <br> ' 00 ': 0 ( $\mathrm{G} / \mathrm{Y}$, no pedestal offset visible) <br> '01': 16 <br> '10': 64 ( $\mathrm{G} / \mathrm{Y}$ with sync, no pedestal offset visible) <br> '11': 80 |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 0Fh |  |  |
| D7 | RGBSEL [FP-RGB] | Input selection <br> ' 0 ': use RGB/YUV input1 <br> '1': use RGB/YUV input2 |
| D6-D0 | MIXGAIN <br> [FP-RGB] | Gain of Fast Blank Signal <br> '1000000': -64 <br> '0000000': 0 <br> '0111111': +63 <br> Note: For proper operation in dynamic softmix mode, absolute value of MIX- <br> GAIN must be bigger than 2 (e.g. 3) |
| Subaddress 10h |  |  |
| D7 | CLMPVG <br> [FP-RGB] | Clamping Value G ADC $\text { ' } 0 \text { ': } 16$ <br> '1': 80 |
| D6 | DCLMPF <br> [FP-RGB] | Clamping Fast Blank input <br> ' 0 ': enable clamping <br> ' 1 ': disable clamping (DC coupling) |
| D5-D0 | USATADJ <br> [FP-RGB] | $\begin{aligned} & \text { U Saturation Adjustment } \\ & \text { '000000': } 0 \\ & \text { '‘00001': } 1 / 32 \\ & \text { '100000': } \\ & \text { '11111': } 63 / 32 \end{aligned}$ |

Subaddress 11h

| D7-D6 | STANDBY [FP-RGB] | Standby Mode <br> ' 00 ': all analog cores active <br> '01': RGB/FBL ADCs in Stand-By mode <br> '10': RGB/FBL and CVBS ADCs and DACs in Stand-By mode <br> '11': DACs in Stand-By mode |
| :---: | :---: | :---: |
| D5-D0 | VSATADJ <br> [FP-RGB] | $\begin{aligned} & \text { V Saturation Adjustment } \\ & \text { '000000': } 0 \\ & \text { '000001': } 1 / 32 \\ & \text { '،00000':1 } \\ & \text { '11111': } 63 / 32 \end{aligned}$ |

Subaddress 12h

| D7 | $\begin{aligned} & \text { Y2RGB } \\ & \text { [FP-RGB] } \end{aligned}$ | Y to RGB (for YUV mode) <br> 0 : use $Y$ from green $A D C$ <br> 1: use $Y$ from CVBS ADC |
| :---: | :---: | :---: |
| D5-D0 | YFDEL <br> [FP-RGB] | Y/FBL Delay Adjustment Granularity: 50 ns '000000': no delay 111111': $3.15 \mu \mathrm{~s}$ |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 13h |  |  |
| D5-D0 | UVDEL [FP-RGB] | UV Delay Adjustment Granularity: 50 ns '000000': no delay ' 111111 ': $3.15 \mu \mathrm{~s}$ |
| Subaddress 14h |  |  |
| D5-D0 | AGCADJR [FP-RGB] | Conversion Range Adjustment Red '000000': 0.5 V input signal <br> '111111': 1.5 V input signal |
| Subaddress 15h |  |  |
| D5-D0 | AGCADJG [FP-RGB] | Conversion Range Adjustment Green '000000': 0.5 V input signal '111111': 1.5 V input signal |
| Subaddress 16h |  |  |
| D7 | ITUPRTSEL [FP-RGB] | ITU port selection <br> 0 : first input (656io) <br> 1: second input (i656i) |
| D6 | CLKF2PAD [FP-RGB] | Frontend clock is given to pin 74 ' 0 ' pin 74 is used as h-input for ITU656 '1': CLKF20 (20.25 MHz) is given to pin 74 |
| D5-D0 | AGCADJB [FP-RGB] | Conversion Range Adjustment Blue '000000': 0.5 V input signal <br> '111111': 1.5 V input signal |
| Subaddress 17h |  |  |
| D7-D6 | NAPIPPHI [FP-RGB] | CbYCrY-phase shift '0': no phase shift |
| D5-D0 | AGCADJF [FP-RGB] | Conversion Range Adjustment Fast Blank '000000': 0.5 V input signal <br> '111111': 1.5 V input signal |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 18h |  |  |
| D7-D6 | IMODE [FP-RGB] | Input format <br> ' 00 ': full ITU mode (automatic) <br> '01’: full ITU mode (manual) <br> '10': ITU656 only data, H/V-sync according PAL/NTSC <br> '11': ITU656 only data, H/V-sync according ITU656 |
| D5 | VSIGNAL <br> [FP-RGB] | Input signal <br> ' 0 ': interlaced <br> ' 1 ': non interlaced |
| D4 | CFORMAT <br> [FP-RGB] | Chrominance data format <br> ' 0 ': unsigned <br> '1': 2s complement |
| D3 | $\begin{aligned} & \text { F_POL } \\ & \text { [FP-RGB] } \end{aligned}$ | Field polarity <br> ' 0 ': Field $A=0$, Field $B=1$ <br> ' 1 ': Field $A=1$, Field $B=0$ |
| D2 | $\begin{aligned} & \mathrm{H} \text { _POL } \\ & \text { [FP-RGB] } \end{aligned}$ | H656 polarity <br> '0': H656 active low <br> '1': H656 active high |
| D1 | $\begin{aligned} & \text { V_POL } \\ & \text { [FP-RGB] } \end{aligned}$ | V656 polarity <br> ' 0 ': V656 active low <br> '1': V656 active high |
| D0 | $\begin{aligned} & \text { EN_656 } \\ & \text { [FP-RGB] } \end{aligned}$ | ITU656-Input Interface <br> ' 0 ': analog input enabled (CVBS/RGB) <br> '1': ITUI enabled |
| Subaddress 19h |  |  |
| D7-D0 | NMLINET-0 [FP-TNR] | Line For Noise Measurement <br> $0_{d}$ : line 2 <br> ${ }^{1}$ d: line 3 <br> 311d: line 1 (PAL) <br> 261d: line 1 (NTSC) <br> lines 3-260 are not standard dependent |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 1Ah |  |  |
| D7-D6 | $\begin{aligned} & \text { NMPOS } \\ & \text { [FP-TNR] } \end{aligned}$ | Noise Measurement analyze window position <br> 00: $6.3 \mu \mathrm{~s}$ <br> 01: $12.6 \mu \mathrm{~s}$ <br> 10: $18.9 \mu \mathrm{~s}$ <br> 11: $23.7 \mu \mathrm{~s}$ |
| D5-D4 | NMSENSE [FP-TNR] | Noise Measurement sensitivity <br> 00: *1 <br> 01: *2 <br> 10: *4 <br> 11: *8 |
| D3 | NMLINE8 [FP-TNR] | Belongs to 19h |
| D2 | TNRABS [FP-TNR] | Motion Detector Works on Absolute Values: <br> ' 0 ': absolute values not calculated <br> ' 1 ': absolute values calculated |
| D1 | $\begin{aligned} & \text { NRON } \\ & \text { [FP-TNR] } \end{aligned}$ | Temporal Noise Reduction <br> ' 0 ': disabled <br> '1': enabled |
| D0 | TNRSEL [FP-TNR] | Chrominance Motion Values From: <br> ' 0 ': luminance motion detector <br> '1': separate chrominance motion detector |
| Subaddress 1Bh |  |  |
| D7-D4 | TNRSOY [FP-TNR] | TNR Curve Characteristic of Luma Segment 0 default value: 0001 |
| D3-D0 | TNRS1Y [FP-TNR] | TNR Curve Characteristic of Luma Segment 1 default value: 1111 |
| Subaddress 1Ch |  |  |
| D7-D4 | $\begin{aligned} & \text { TNRS2Y } \\ & \text { [FP-TNR] } \end{aligned}$ | TNR Curve Characteristic of Luma Segment 2 default value: 1111 |
| D3-D0 | TNRS3Y [FP-TNR] | TNR Curve Characteristic of Luma Segment 3 default value: 0100 |
| Subaddress 1Dh |  |  |
| D7-D4 | $\begin{aligned} & \text { TNRS4Y } \\ & \text { [FP-TNR] } \end{aligned}$ | TNR Curve Characteristic of Luma Segment 4 default value: 0100 |
| D3-D0 | TNRS5Y [FP-TNR] | TNR Curve Characteristic of Luma Segment 5 default value: 0100 |
| Subaddress 1Eh |  |  |
| D7-D4 | TNRS6Y [FP-TNR] | TNR Curve Characteristic of Luma Segment 6 default value: 0000 |
| D3-D0 | $\begin{aligned} & \text { TNRS7Y } \\ & \text { [FP-TNR] } \end{aligned}$ | TNR Curve Characteristic of Luma Segment 7 default value: 0000 |

Table 3-8: $\left.\right|^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :--- | :--- | :--- |
| Subaddress 1Fh |  |  |
| D7-D4 | TNRSSY <br> [FP-TNR] | TNR Start Value of Luma LUT <br> default value: 1111 |
| D3-D0 | TNRSSC <br> [FP-TNR] | TNR Start Value of Chroma LUT <br> default value: 1111 |
|  |  |  |
| Suba |  |  |

Subaddress 20h

| D7-D4 | TNRSOC <br> $[F P-T N R]$ | TNR Curve Characteristic of Chroma Segment $\mathbf{0}$ <br> default value: 0001 |
| :--- | :--- | :--- |
| D3-D0 | TNRS1C <br> $[F P-T N R]$ | TNR Curve Characteristic of Chroma Segment 1 <br> default value: 1111 |

## Subaddress 21h

| D7-D4 | TNRS2C <br> $[F P-T N R]$ | TNR Curve Characteristic of Chroma Segment 2 <br> default value: 1111 |
| :--- | :--- | :--- |
| D3-D0 | TNRS3C <br> $[F P-T N R]$ | TNR Curve Characteristic of Chroma Segment 3 <br> default value: 0100 |

Subaddress 22h

| D7-D4 | TNRS4C <br> [FP-TNR] | TNR Curve Characteristic of Chroma Segment 4 <br> default value: 0100 |
| :--- | :--- | :--- |
| D3-D0 | TNRS5C <br> [FP-TNR] | TNR Curve Characteristic of Chroma Segment 5 <br> default value: 0100 |
| Subaddress 23h |  |  |
| D7-D4 | TNRS6C <br> [FP-TNR] | TNR Curve Characteristic of Chroma Segment 6 <br> default value: 0000 |
| D3-D0 | TNRS7C <br> [FP-TNR] | TNR Curve Characteristic of Chroma Segment 7 <br> default value: 0000 |

Subaddress 24h

| D7-D4 | TNRCLY <br> [FP-TNR] | TNR Luminance Classification <br> '0000': strong noise reduction <br> '1111': slight noise reduction |
| :--- | :--- | :--- |
| D3-D0 | TNRCLC <br> [FP-TNR] | TNR Chrominance Classification <br> '0000''s strong noise reduction <br> '1111': slight noise reduction |

## Subaddress 25h

| D7-D0 | IICINCR18-11 [PP] | Set HDTO frequency <br> Granularity=103 Hz <br> $33981_{\mathrm{d}}$ (minimum: nominal pixel clock $=3.5 \mathrm{MHz}$ ) <br> $3^{349525_{d}}$ (nominal pixel clock $=36 \mathrm{MHz}$ ) <br> 388362 ${ }_{d}$ (maximum: nominal pixel clock $=40 \mathrm{MHz}$ ) |
| :---: | :---: | :---: |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :--- | :--- | :--- |
| Subaddress 26h |  |  |
| D7-D0 | IICINCR10-3 <br> $[P P]$ | Belongs to 25h |
| Subaddress 27h |  |  |
| D3 | DISRES <br> [PP] | Reset of LL-PLL watchdog <br> 'l': <br> '1': reset disabled enabled |
| D2-D0 | IICINCR2-0 <br> [PP] | Belongs to 25h |

## Subaddress 28h

| DO | HRES <br> [PP] | Reset of LL-HPLL <br> '0': no reset <br> '1': reset <br> Note: reset automatically when written |
| :--- | :--- | :--- |

Subaddress 29h

| D7-D4 | HSWIN [PP] | Width of Noise Suppression Window of LL-HPLL <br> '0000': $\pm 28 \mu s$ <br> '0001': $\pm 24 \mu \mathrm{~s}$ <br> '0010': $\pm 20 \mu s$ <br> ' $\underline{0011 \text { ' }: ~} \pm 16 \mu \mathrm{~s}$ <br> '0100': $\pm 12 \mu \mathrm{~s}$ <br> '0101': $\pm 8 \mu \mathrm{~s}$ <br> '0110': $\pm 4 \mu \mathrm{~s}$ <br> '0111': dynamic windowing. <br> ' 1000 ': $\pm 30 \mu \mathrm{~s}$ <br> ' 1001 ': $\pm 27 \mu \mathrm{~s}$ <br> '1010': $\pm 26 \mu s$ <br> ' 1011 ': $\pm 22 \mu \mathrm{~s}$ <br> ' 1100 ': $\pm 18 \mu \mathrm{~s}$ <br> ' 1101 ': $\pm 14 \mu \mathrm{~s}$ <br> ' 1110 ': $\pm 10 \mu \mathrm{~s}$ <br> ' 1111 ': $\pm 6 \mu \mathrm{~s}$ |
| :---: | :---: | :---: |
| D3 | $\begin{aligned} & \text { KD2 } \\ & {[\mathrm{PP}]} \end{aligned}$ | Phase Detector Steepness <br> ' 0 ': steepness for normal TV operation mode <br> ' 1 ': steepness for operations where PPLIP is less than $288_{d}$ |
| D2 | HINCREXT [PP] | HDTO testmode <br> ' 0 ': normal mode <br> '1': line-locked-clocks derived from frontend line-length |
| D1 | LMOD [PP] | Selects line locked mode <br> ' 0 ': line locked-clocks derived from HPLL <br> ' 1 ': line-locked-clocks derived from frontend line-length |
| D0 | $\begin{aligned} & \text { FMOD } \\ & \text { [PP] } \end{aligned}$ | Selects freerun mode <br> ' 0 ': freerun-clocks derived from crystal <br> '1': freerun-clocks derived from HDTO <br> Adjustable frequency is only possible when set to ' 1 '. When set to ' 0 ', Backend clock is always 36 MHz (9432/42: 18 MHz ) |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 2Ah |  |  |
| D7-D6 | KOIWID [PP] | Window-Width of coincidence detector ' 00 ': $\pm 32$ pixel ( $= \pm 0.9 \mu$ s for TV application) ' 01 ': $\pm 64$ pixel ( $= \pm 1.8 \mu \mathrm{~s}$ for TV application) ' 10 ': $\pm 128$ pixel ( $= \pm 3.6 \mu \mu$ s for TV application) ' 11 ': $\pm 256$ pixel ( $= \pm 7.2 \mu$ s for TV application) |
| D5-D4 | $\begin{aligned} & \text { KOIH } \\ & \text { [PP] } \end{aligned}$ | Hysteresis of coincidence detector <br> ' 00 ': 0 lines <br> '01': 8 lines <br> ' 10 ': 16 lines <br> ' 11 ': 32 lines |
| D3-D0 | HTESTW [PP] | Test bits for HPLL 00: default |
| Subaddress 2Bh |  |  |
| D7-D0 | PPLIP9-2 $[\mathrm{PP}]$ | Pixel per Line Input (Input-Processing) <br> Granularity=4 pixel <br> '175d': 700 (minimum) <br> ' 576 d': 2304 <br> ' $963_{d}^{d}$ : 3852 (maximum) |
| Subaddress 2Ch |  |  |
| D7 | SETSTABLL [PP] | Stability Signal of LL_HPLL <br> ' 0 ': STABLL is generated by the HPLL <br> ' 1 ': STABLL is forced to 1 |
| D6 | FRFIX <br> [PP] | Freerunning clocks <br> ' 0 ': from fixed clock divider <br> '1': from freerunning DTO (adjustable clocks) |
| D4 | LIMEN [PP] | Limiter enable <br> ' 0 ': A32 behavior for LIMIP and LIMII <br> '1': normal LIMII and LIMIP characteristic |
| D3 | FKOI [PP] | Force Coincidence Bit <br> ' 0 ': coincidence bit dynamically changed <br> ' 1 ': coincidence bit forced to 1 |
| D2 | FKOIHYS [PP] | Force coincidence hysteresis bit <br> ' 0 ': coincidence hysteresis bit dynamically changed <br> ' 1 ': coincidence hysteresis bit forced to 1 |
| D1-D0 | $\begin{aligned} & \text { PPLIP1-0 } \\ & \text { [PP] } \end{aligned}$ | Belongs to 2Bh |
| Subaddress 2Dh |  |  |
| D7-D4 | FION [PP] | Increment Freeze before V-sync <br> ' 0 ': no freeze <br> ' 15 ': freeze starts 15 lines before $V$-sync |
| D0 | $\begin{aligned} & \mathrm{LNL} \\ & {[\mathrm{PP}]} \end{aligned}$ | Dynamic Time Constant Control <br> ' 0 ': linear mode <br> '1': non linear mode |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 2Eh |  |  |
| D7-D6 | $\begin{aligned} & \text { CLKT } \\ & \text { [PP] } \end{aligned}$ | Switch clkf20 and clkf40 to pads cubs1 or bin2 (test only) <br> ' 00 ': no clock <br> ' 01 ': cvbs1 is output of clkf40 <br> ' 10 ': bin2 is output of clkf20 <br> ' 11 ': cvbs 1 is output of clkf40 and bin2 is output of clkf20 |
| D5 | HWID [PP] | Minimum width of H-sync $\frac{\prime 0}{\prime} \cdot 60^{*} \mathrm{~T}_{\text {clkl\|f36 }}$ |
| D4 | HDTOTEST [PP] | Test-bit for HPLL <br> '0': normal mode <br> ' 1 ': test mode |
| D3-D0 | FILE [PP] | Increment Freeze duration <br> ' 0 ': no freeze <br> ' 15 ': increment is frozen for 15 lines |
| Subaddress 2F |  |  |
| D1 | LPFIPMD [BP-DP] | Lines per field method 0 : backend <br> 1: frontend |
| D0 | VINMTHD [BP-DP] | Vertical ODC line counting <br> 0 : field delay <br> 1: frame delay |

## Subaddress 30h

| D7-D6 | $\begin{aligned} & \text { YCOR } \\ & \text { [BP-DP] } \end{aligned}$ | Luminance Coring $\begin{aligned} & \text { '00': off } \\ & \text { '01': } 2 \\ & \text { '10': } 4 \\ & \text { '11': } 8 \end{aligned}$ |
| :---: | :---: | :---: |
| D5 | CLKOUTON [BP-DP] | Clkout Pad: <br> ' 0 ': off (tristate) <br> '1': on |
| D4-D2 | THRESHC [BP-DP] | Slope of DCTI function '000': 255 (DCTI off) $\text { ‘001’: } 2$ <br> '010': 3 <br> '011': 4 <br> '100': 6 <br> '101': 8 <br> '110': 10 <br> '111': 12 |
| D1-D0 | ASCENTCTI [BP-DP] | Gain of DCTI function $\begin{aligned} & \text { '00': } 1 / 4 \\ & \text { '01':1/2 } \\ & \prime 10 ': 1 \\ & \prime 11 ': 2 \end{aligned}$ |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 31h |  |  |
| D7-D4 | HCOF [BP-DP] | Peaking: High-Pass Filter Adjustments $\text { ‘0000’: } 0$ <br> '0001': 1/4 <br> '0100': 1 <br> '1100': 12/4 <br> '1101': 14/4 <br> '1110': 16/4 <br> '1111': 20/4 |
| D3-D0 | $\begin{aligned} & \mathrm{BCOF} \\ & {[\mathrm{BP}-\mathrm{DP}]} \end{aligned}$ | Peaking: Band-Pass Filter Adjustments <br> '0000': 0 <br> '0001': 1/4 <br> ' 0100 ': 1 <br> ' ${ }^{\prime} 1100$ ': 12/4 <br> '1101': 14/4 <br> '1110': 16/4 <br> '1111': 20/4 |
| Subaddress 32h |  |  |
| D7-D6 | AUTOFRRN [BP-DP] | Automatic freerun <br> when sync-separartion not stable <br> '00': disabled (keep H/V locked, if selected) <br> '01': use vertical freerun <br> '10': use horizontal freerun <br> '11': use horizontal and vertical freerun |
| D5-D4 | ALPFOP9-8 [BP-DP] | Active Lines Per Field Output '0000000000': 0 (minimum) '0100100000': 288 (default) '1111111111': 1023 (maximum) |
| D3 | FINEDEL [BP-DP] | Luminance Fine Delay output <br> ' 0 ': no delay <br> '1': +1 CLKB72 (13.9 ns for TV signal) |
| D2-D0 | COARSEDEL [BP-DP] | Luminance Coarse Delay output <br> Granularity: 1 CLKB36 (27.8 ns for TV signal) <br> '000': -4 CLKB36 <br> '100': no delay <br> '111': +3 CLKB36 |
| Subaddress 33h |  |  |
| D7-D0 | ALPFOP7-0 [BP-PM] | Belongs to 32h |
| Subaddress 34h |  |  |
| D7-D0 | BORDPOSV <br> [BP-PM] | Borderposition Vertical <br> Granularity: 2 lines <br> '00000000': no border <br> '11111111': border at 512 lines at top and bottom |

Table 3-8: $\left.\right|^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :--- | :--- | :--- |

## Subaddress 35h

| D7-D0 | BORDPOSH7-0 <br> [BP-PM] | Borderposition Horizontal <br> Granularity: 2 pixel <br> ' 0000000000 : no border |
| :--- | :--- | :--- |
| 1111111111 ': border at 2048 pixel on left and right |  |  |

## Subaddress 36h

| D7 | BLANPOL <br> [BP-PM] | Blanking signal polarity <br> '0': active high <br> '1': active low |
| :--- | :--- | :--- |
| D6 | BLANEN <br> [BP-PM] | Blanking signal enable <br> '0': disabled (pin 8 can be used as 656vin) <br> 11 ': enabled |
| D5-D4 | BORDPOSH 9-8 <br> [BP-PM] | Belongs to 35h |
| D3-D0 | YBORDER <br> [BP-PM] | Luminance Value for Border <br> '0000': sub black <br> '0001': black <br> '1111': white |

Subaddress 37h

| D7-D4 | UBORDER [BP-PM] | Chrominance (U) Value for Border '1000': <br> '0000': 'no color' U <br> '0111': |
| :---: | :---: | :---: |
| D3-D0 | VBORDER [BP-PM] | Chrominance (V) Value for Border '1000': <br> '0000': 'no color' V <br> '0111': |
| Subaddress 38h |  |  |
| D7-D0 | HORWIDTH7-0 [BP-PM] | Horizontal Picture Width <br> Granularity: 2 pixel <br> '000000000000': no display <br> '00111100000': 960 pixel <br> '11111111111': 4094 pixel <br> Note: Should be set equal to APPLOP (3Dh) |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 39h |  |  |
| D7-D6 | WINDVSP [BP-PM] | Vertical Windowing: Speed <br> '00': slow <br> '01': medium <br> '10': fast <br> ' 11 ': very fast |
| D5 | WINDVST [BP-PM] | Vertical Windowing: Start <br> ' 0 ': window is closed <br> ' 1 ': window is open |
| D4 | WINDVDR [BP-PM] | Vertical Windowing: Direction <br> ' 0 ': open the vertical window <br> '1': close the vertical window |
| D3 | WINDVON [BP-PM] | Vertical Windowing: Enable ' 0 ': off <br> '1': on |
| D2-D0 | HORWIDTH 10-8 <br> [BP-PM] | Belongs to 38h |
| Subaddress 3Ah |  |  |
| D7-D0 | HORPOS7-0 [BP-PM] | Horizontal Position inside active picture area Granularity: 2 pixel ' 00000000000 ': most left display position '11111111111': most right display position |
| Subaddress 3Bh |  |  |
| D7-D6 | WINDHSP [BP-PM] | Horizontal Windowing: Speed <br> '00': slow <br> '01': medium <br> '10': fast <br> ' 11 ': very fast |
| D5 | WINDHST [BP-PM] | Horizontal Windowing: Start <br> ' 0 ': window is closed <br> ' 1 ': window is open |
| D4 | WINDHDR [BP-PM] | Horizontal Windowing: Direction ' 0 ': open the horizontal window <br> ' 1 ': close the horizontal window |
| D3 | WINDHON [BP-PM] | Horizontal Windowing: Enable <br> ' 0 ': off <br> '1': on |
| D2-D0 | HORPOS10-8 [BP-PM] | Belongs to 3Ah |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 3Ch |  |  |
| D7 | NOSYNC <br> [BP-ODC] | No horizontal synchronization <br> ' 0 ': horizontal synchronization <br> '1': no horizontal synchronization |
| D6-D4 | PPLOFF [BP-ODC] | Synchronization offset <br> (for switching from hor. freerun mode to locked mode) <br> Granularity: 4 pixel <br> '000': 0 (disabled) <br> '010': 8 <br> '111': 28 |
| D3-D0 | LPFOPFF [BP-ODC] | Lines per field offset: <br> (for switching from vertical freerun mode to locked mode) <br> Granularity: 2 lines <br> '0000': 0 (disabled) $\begin{aligned} & \frac{0110}{\prime}: 12 \\ & \hline 1111: 31 \end{aligned}$ |
| Subaddress 3Dh |  |  |
| D7 | $\begin{aligned} & \text { CHRSHFT } \\ & \text { [BP-O/M] } \end{aligned}$ | Chrominance Shift <br> shifts the chrominance signal ' 0 ': no shift <br> ' 1 ': one line upward |
| D6-D0 | APPLOP [BP-O/M] | Active Pixel Per Line Output: <br> Granularity: 16 pixel <br> '0000000': 0 pixel <br> ' 0111100 ': 960 pixel <br> '1111111': 2032 pixel |
| Subaddress 3Eh |  |  |
| D7-D0 | $\begin{aligned} & \text { HOUTDEL7-0 } \\ & \text { [BP-ODC] } \end{aligned}$ | H Sync output Delay: <br> Granularity: 4 pixel '0000000000': no delay ' 0000000001 ': 4 pixel delay '1111111111': 4092 pixel delay |

Table 3-8: $\left.\right|^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subad | 3Fh |  |
| D7-D6 | NAPPLOP9-8 [BP-O/M] | Not Active Pixel Per Line Output: Granularity: 4 pixel ' 0000000100 ': 16 not active pixel '1111111111': 4092 not active pixel |
| D5 | PDGSR <br> [BP-O/M] | Switch for Vsync transfer algorithm: <br> ' 0 ': Vsync transfer algorithm is enabled <br> '1': Vsync transfer algorithm is disabled |
| D4 | FREEZE [BP-O/M] | Freeze picture <br> ' 0 ': live <br> '1': frozen (data writing disabled) |
| D3-D2 | STOPMODE [BP-O/M] | Operation mode for scan rate conversion: <br> ' 00 ': AABB (Raster $\alpha \alpha \beta \beta$ ) <br> '01': AAAA (Raster $\alpha \alpha \alpha \alpha$ ) <br> '10': AAAA (Raster $\alpha \beta \alpha \beta$ ) <br> '11': BBBB (Raster $\beta \beta \beta \beta$ ) |
| D1-D0 | HOUTDEL9-8 [BP-O/M] | Belongs to 3Eh |
| Subaddress 40h |  |  |
| D7-D0 | NAPPLOP7-0 [BP-ODC] | Belongs to 3Fh |

Table 3-8: $\left.\right|^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 41h |  |  |
| D7-D6 | PPLOP9-8 [BP-O/M] | Pixel Per Line Output: <br> Granularity:4 <br> '00000000000’: 0 pixel <br> '0100100000': 1152 pixel <br> '1111111111': 4092 pixel |
| D5 | REFRPER <br> [BP-O/M] | Refresh period of the memory <br> ' 0 ': $\sim 5 \mathrm{~ms}$ <br> ' 1 ': ~2,5 ms |
| D4 | REFRON [BP-O/M] | Refresh on <br> ' 0 ': no memory refresh <br> '1': memory refresh active |
| D3 | HOUTPOL [BP-O/M] | HOUT polarity: <br> ' 0 ': high active <br> '1': low active |
| D2 | VOUTPOL [BP-O/M] | VOUT polarity: <br> ' 0 ': high active <br> '1': low active |
| D1 | HOUTFR [BP-O/M] | HOUT freerun <br> ' 0 ': locked mode <br> '1': freerun mode |
| D0 | VOUTFR [BP-O/M] | VOUT freerun <br> ' 0 ': locked mode <br> ' 1 ': freerun mode |
| Subaddress 42h |  |  |
| D7-D0 | PPLOP7-0 [BP-O/M] | Belongs to 41h |
| Subaddress 43h |  |  |
| D7-D0 | LPFOP7-0 <br> [BP-ODC] | Lines Per Field Output: <br> Only used for freerun mode <br> Granularity: 2 lines <br> '000000000': no lines <br> ' 010011100 ': 312 lines <br> '111111111:' 1022 lines |
| Subaddress 44h |  |  |
| D7-D0 | OPDEL7-0 [BP-ODC] | V delay for output operation: '000000000': no delay '010101010': 170 lines 111111111': 511 lines |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 45h |  |  |
| D7-D6 | BORDERV <br> [BP-O/M] | Border V <br> ' 00 ': both borders are displayed ' 01 ': only lower border is displayed <br> ' 10 ': only upper border is displayed <br> '11': (reserved) |
| D5-D4 | BORDERH <br> [BP-O/M] | Border H <br> ' 00 ': both borders are displayed <br> ' 01 ': only right border is displayed <br> ' 10 ': only left border is displayed <br> '11': (reserved) |
| D3 | RDCTRLDIS [BP-O/M] | Memory read control circuit disable <br> ' 0 ': enabled <br> '1': disabled |
| D2 | LPFOP8 [BP-O/M] | Belongs to 43h |
| D1 | NALPFOP8 [BP-O/M] | Not Active Lines Output NALPFOP-1 lines are not active lines. '000000001': all lines active '000011001': 24 lines not active ' 111111111 ': 510 lines not active |
| D0 | OPDEL8 <br> [BP-O/M] | Belongs to 44h |
| Subaddress 46h |  |  |
| D7-D0 | NALPFOP7-0 [BP-ODC] | Belongs to 45h |
| Subaddress 47h |  |  |
| D6-D5 | $\begin{aligned} & \text { PALDEL } \\ & \text { [CP-CD] } \end{aligned}$ | PAL/NTSC delay vs. SECAM (chrominance) <br> '00': PAL/NTSC most left <br> '11': PAL/NTSC most right |
| D4-D3 | LOCKSP <br> [CP-CD] | Duration Of Chroma PLL Search <br> '00': 25 fields <br> ' 01 ': 20 fields <br> ' 10 ': 17 fields <br> ' 11 ': 15 fields |
| D2-D0 | $\begin{aligned} & \text { BGPOS } \\ & \text { [CP-CD] } \end{aligned}$ | Burstgate Delay (SECAM only) <br> Granularity: 200 ns <br> '000': most left (-400 ns) <br> '011': 200 s delay <br> '111': most right (+1 us) |
| Subaddress 48h |  |  |
| D7-D0 | $\begin{aligned} & \text { HINCO_7-0 } \\ & \text { [BP-POS] } \end{aligned}$ | Horizontal Post-Scaler Increment 0 <br> '100000000': -32 pixel <br> '000000000': 0 pixel <br> '011111111': 31.875 pixel |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 49h |  |  |
| D7-D0 | $\begin{aligned} & \text { HINC1_7-0 } \\ & \text { [BP-POS] } \end{aligned}$ | Horizontal Post-Scaler Increment 1 <br> '100000000': -32 pixel <br> '000000000': 0 pixel <br> '011111111': 31.875 pixel |
| Subaddress 4Ah |  |  |
| D7-D0 | HINC2_7-0 [BP-POS] | Horizontal Post-Scaler Increment 2 <br> '100000000': -32 pixel <br> ' 000000000 ': 0 pixel <br> '011111111': 31.875 pixel |
| Subaddress 4Bh |  |  |
| D7-D0 | $\begin{aligned} & \text { HINC3_7-0 } \\ & \text { [BP-POS] } \end{aligned}$ | Horizontal Post-Scaler Increment 3 '100000000': -32 pixel '000000000': 0 pixel '011111111': 31.875 pixel |
| Subaddress 4Ch |  |  |
| D7-D0 | HINC4 7-0 <br> [BP-POS] | Horizontal Post-Scaler Increment 4 <br> '100000000': -32 pixel <br> '000000000': 0 pixel <br> '011111111': 31.875 pixel |
| Subaddress 4Dh |  |  |
| D7 | V656DEL [BP-POS] | V656 delay <br> 0 : identical delay for modification <br> 1: field 0 is one line shorter <br> Note: has only effect when AFPROC=1 |
| D6 | AFPROC [BP-POS] | Active Field Processing for 656V generation 0 : inverted active field used as $v$-sync output <br> 1: $v$-sync modifies end of active video |
| D5 | CLKOUTSEL72 [BP-POS] | Output clock select <br> 0 : CLKOUT depends on CLKOUTSEL <br> 1: CLKOUT is identical to clkb72 |
| D4 | HINC4_8 [BP-POS] | Belongs to 4Ch |
| D3 | $\begin{aligned} & \text { HINC3_8 } \\ & \text { [BP-POS] } \end{aligned}$ | Belongs to 4Bh |
| D2 | HINC2_8 [BP-POS] | Belongs to 4Ah |
| D1 | HINC1_8 [BP-POS] | Belongs to 49h |
| D0 | HINCO_8 [BP-POS] | Belongs to 48h |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 4Eh |  |  |
| D7-D0 | $\begin{aligned} & \text { HSCPOSC7-0 } \\ & \text { [BP-POS] } \end{aligned}$ | Horizontal Scaling Factor For Post Scaler ' 010000000000 ': factor is 4 <br> '101101010101': factor is $1.407(682 \rightarrow 960)$ <br> '110000000000': factor is $4 / 3(720 \rightarrow 960)$ <br> '111111111111': factor is 1 |
| Subaddress 4Fh |  |  |
| D7 | CDELHPOS [BP-POS] | Chrominance delay <br> 0 : no delay <br> 1: half-pixel delay |
| D6 | CLKOUTSEL [BP-POS] | Output clock select <br> 0: CLKOUT is identical to clkb27 <br> 1: CLKOUT is identical to clkb36 <br> Note: HSYNC, VSYNC, BLANK are transferred to selected clock |
| D5 | CLKOUTINV [BP-POS] | CLKOUT inversion <br> 0 : no inverted CLKOUT <br> 1: inverted CLKOUT |
| D4 | HPANON [BP-POS] | Panorama Mode enable <br> ' 0 ': panorama mode disabled <br> ' 1 ': panorama mode enabled |
| D3-D0 | $\begin{aligned} & \text { HSCPOSC } \\ & 11-8 \\ & \text { [BP-POS] } \end{aligned}$ | Belongs to 4Eh |
| Subaddress 50h |  |  |
| D7-D0 | $\begin{aligned} & \text { HSEG1_7-0 } \\ & \text { [BP-POS] } \end{aligned}$ | Beginning of Segment 1 for Panorama Mode Granularity: 2 pixel ' $\mathbf{0 0 0 0 0 0 0 0 0 0 0 \text { ': } 0 \text { pixel behind picture start }}$ '11111111111': 4094 pixel behind picture start |
| Subaddress 51h |  |  |
| D7-D0 | $\begin{aligned} & \text { HSEG2_7-0 } \\ & \text { [BP-POS] } \end{aligned}$ | Beginning of Segment 2 for Panorama Mode Granularity: 2 pixel ' 00000000000 ': 0 pixel behind picture start '11111111111': 4094 pixel behind picture start |
| Subaddress 52h |  |  |
| D7-D0 | $\begin{aligned} & \text { HSEG3_7-0 } \\ & \text { [BP-POS] } \end{aligned}$ | Beginning of Segment 3 for Panorama Mode Granularity: 2 pixel ' 00000000000 ': 0 pixel behind picture start '111111111111': 4094 pixel behind picture start |
| Subaddress 53h |  |  |
| D7-D0 | $\begin{aligned} & \text { HSEG4_7-0 } \\ & \text { [BP-POS] } \end{aligned}$ | Beginning of Segment 4 for Panorama Mode Granularity: 2 pixel ' 00000000000 ': 0 pixel behind picture start '11111111111': 4094 pixel behind picture start |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :--- | :--- | :--- |
| Subaddress 54h |  |  |
| D7 | FIOFFOFF <br> [BP-POS] | Fieldoffset for ITU656 NTSC signals <br> 'י': disabled <br> $11^{\prime}:$ enabled |
| D6 | FIELDBINV <br> [BP-POS] | Backend field inversion <br> '0': no inversion <br> '1': inversion |
| D5-D3 | HSEG2_10-8 <br> [BP-POS] | Belongs to 51h |
| D2-D0 | HSEG1_10-8 <br> [BP-POS] | Belongs to 50h |

Subaddress 55h

| D7 | CHRMSIG656 [BP-POS] | Chrominance format for 656 output <br> ' 0 ': ( $R-Y$ ), ( $B-Y$ ) output <br> '1': -(R-Y), -(B-Y) output |
| :---: | :---: | :---: |
| D6 | VDEL_EN [BP-POS] | Vertical pulse delay backend (test only) ' 0 ': no delay <br> ' 1 ': delayed |
| D5-D3 | HSEG4_10-8 [BP-POS] | Belongs to 53h |
| D2-D0 | $\begin{aligned} & \text { HSEG3_10-8 } \\ & \text { [BP-POS] } \end{aligned}$ | Belongs to 52h |
| Subaddress 56h |  |  |
| D7 | SHIFTUV <br> [BP-DAC] | Shift UV subsampling at digital output ' 0 ': take first UV couple '1': take second UV couple VSP9432/42 only |
| D6 | DPOUT656 [BP-DAC] | Enable digital 656 Output <br> ' 0 ': disable output <br> '1': enable output |
| Subaddress 57h |  |  |
| D7 | CHROMSIGN [BP-DAC] | Chrominance sign ' 0 ': ( $R-Y$ ), ( $B-Y$ ) output '1': -(R-Y), -(B-Y) output |
| D6 | CHROMAMP [BP-DAC] | Chrominance amplification <br> ' 0 ': amplification=1 <br> '1': amplification=2 |
| Subaddress 58h |  |  |
| D7-D0 | PKLY <br> [BP-DAC] | Voltage Level for Y DAC Output $\begin{aligned} & \text { '00000000': } 0.4 \mathrm{~V} \\ & \text { '10000000': } 1.0 \mathrm{~V} \\ & \hline 1111111 \mathrm{l} \\ & \hline 1.9 \mathrm{~V} \end{aligned}$ <br> including peaking overshoots. 0.9 V for white max. |

Table 3-8: $\left.\right|^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 59h |  |  |
| D7-D0 | PKLU [BP-DAC] | Voltage Level for U DAC Output <br> '00000000’: 0.4 V <br> ' 10000000 ': 1.0 V <br> '11111111': 1.9 V |
| Subaddress 5Ah |  |  |
| D7-D0 | PKLV [BP-DAC] | Voltage Level for V DAC Output '00000000’: 0.4 V $\text { '10000000': } 1.0 \mathrm{~V}$ |
| Subaddress 5Bh |  |  |
| D7-D5 | CONS [CP-CD] | Color Switched On (SECAM) <br> at level=CKILLS+CONS <br> '000': min value <br> '010': default <br> '111': max value |
| D4 | $\begin{aligned} & \text { COLON } \\ & {[\mathrm{CP}-\mathrm{CD}]} \end{aligned}$ | Force Color On <br> ' 0 ': color depends on color decoder status <br> '1': color always on |
| D3-D2 | $\begin{aligned} & \text { CRCB } \\ & {[\mathrm{CP}-\mathrm{CD}]} \end{aligned}$ | Choice of UV or CrCb output <br> 00: UV color space <br> 01: CrCb color space <br> 10: modified CrCb color space (SECAM only; PAL \& NTSC: same as setting '01') |
| D1 | ACCFIX [CP-CD] | Fix ACC to Nominal Value <br> ' 0 ': ACC is working <br> ' 1 ': ACC is fixed |
| D0 | ACCFRZ [CP-CD] | Freeze ACC <br> ' 0 ': ACC is working <br> ' 1 ': ACC is frozen |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 5Ch |  |  |
| D7-D5 | $\begin{aligned} & \mathrm{CON} \\ & {[\mathrm{CP}-\mathrm{CD}]} \end{aligned}$ | Color Switched On (PAL/NTSC) <br> at level=CKILL+CON <br> '000': min value <br> ' 010 ': default <br> '111': max value |
| D4-D3 | UVCOR [CP-CD] |  |
| D2 | NOTCHOFF [CP-CD] | Luminance notch-filter <br> ' 0 ': notch-filter enabled <br> '1': notch-filter bypassed |
| D1-D0 | SECNTCH <br> [CP-CD] | Selection of Notch filter behavior in SECAM mode <br> ' 00 ': 4.406 MHz <br> '01': 4.250 MHz <br> ' 10 ': 4.33 MHz <br> '11': 4.406 / 4.25 dependent on transmitted color |

Subaddress 5Dh

| D7-D6 | $\begin{aligned} & \text { PWTHD } \\ & \text { [CP-CD] } \end{aligned}$ | Selection Of 'Peak-White' Threshold <br> '00': 448 <br> '01': 470 <br> '10': 500 <br> '11': 511 |
| :---: | :---: | :---: |
| D5-D4 | CLRANGE [CP-CD] | $\begin{aligned} & \text { Chroma lock-range } \\ & \text { '00': } \pm 425 \mathrm{~Hz} \\ & \prime 01 ': \pm 463 \mathrm{~Hz} \\ & \text { '10': } \pm 505 \mathrm{~Hz} \\ & \text { ' } 11 \text { ': } \pm 550 \mathrm{~Hz} \end{aligned}$ |
| D3-D2 | $\begin{aligned} & \text { LMOFST } \\ & \text { [CP-CD] } \end{aligned}$ | Luminance Offset in color decoder during visible picture <br> ' 00 ': no offset <br> '01': -32 LSB ( -7.5 IRE) <br> '10’:+32 LSB (+7.5 IRE) <br> ' 11 ': -16 LSB ( -3.75 IRE) <br> Note: A 7.5 IRE offset is added during blanking in display processing. When choosing ' 10 ', the luminance offset is equal to the offset of the CVBS input as in both picture and blanking the same 7.5 IRE offset is used. |
| D1 | VDETIFS [CP-CD] | Vertical Sync-Detection Slope ' 0 ': normal <br> '1': slow |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 5Eh |  |  |
| D7-D6 | $\begin{aligned} & \text { SDR } \\ & \text { [CP-CD] } \end{aligned}$ | Secam Dr adjustment <br> 00: 191 <br> 01: 194 <br> 10: 197 <br> 11: 200 |
| D5-D0 | CHRF <br> [CP-CD] | Chroma Bandwidth selects chroma bandwidth '011100': nominal bandwidth |
| Subaddress 5Fh |  |  |
| D7 | $\begin{aligned} & \mathrm{COMB} \\ & {[\mathrm{CP}-\mathrm{CD}]} \end{aligned}$ | Delay Line <br> ' 0 ': use delay line <br> ' 1 ': do not use delay line (only suited for NTSC) |
| D6-D0 | $\begin{aligned} & \text { CSTAND } \\ & \text { [CP-CD] } \end{aligned}$ | Color Standard Assignment <br> '0000000': no color standard chosen <br> '0000001': PAL N <br> '0000010': PAL B <br> '0000100': SECAM <br> '0001000': PAL 60 <br> '0010000': PAL M <br> '0100000': NTSC M <br> '1000000': NTSC 44 <br> For allowed combinations please refer to chapter (see Section 2.1.5. on page 9) <br> '1100110': PALB/SECAM/NTSCM/NTSC44/PAL60 |
| Subaddress 60h |  |  |
| D7-D0 | $\begin{aligned} & \text { CKILL } \\ & {[\text { CP-CD] }} \end{aligned}$ | Chroma Level For Color Off (PAL/NTSC) <br> '00000000': high burst amplitude <br> '01000000': default <br> '11111111': Iow burst amplitude |
| Subaddress 61h |  |  |
| D7-D0 | $\begin{aligned} & \text { CKILLS } \\ & \text { [CP-CD] } \end{aligned}$ | Chroma Level For Color Off (SECAM) <br> '00000000’: low burst amplitude <br> '01000000': default <br> '11111111': high burst amplitude |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 62h |  |  |
| D7-D6 | VPOL [CP-CD] | V Polarity at VINP <br> ' 00 ': use Vsync <br> '01': use inverted Vsync <br> '10': autodetect polarity <br> '11': (reserved) |
| D5 | $\begin{aligned} & \text { LPPOST } \\ & \text { [CP-CD] } \end{aligned}$ | Additional Filtering of Luminance <br> ' 0 ': no filtering <br> ' 1 ': filtering |
| D4-D0 | $\begin{aligned} & \text { YCDEL } \\ & {[\mathrm{CP}-\mathrm{CD}]} \end{aligned}$ | Luminance Delay '10000': 800 ns ' 0000 ': no delay '01111': -700 ns |
| Subaddress 63h |  |  |
| D7-D0 | $\begin{aligned} & \text { HUE } \\ & \text { [CP-CD] } \end{aligned}$ | Hue Control (Tint) '10000000': -89 '00000000': $0^{\circ}$ <br> 01111111': +88 |
| Subaddress 64h |  |  |
| D7-D0 | NTSCREF <br> [CP-CD] | ACC Reference Adjustment (NTSC) <br> '00000000': Iow reference value <br> '10100101': nominal value <br> '11111111': high reference value |
| Subaddress 65h |  |  |
| D7-D0 | $\begin{aligned} & \text { PALREF } \\ & \text { [CP-CD] } \end{aligned}$ | ACC Reference Adjustment (PAL) <br> ' 00000000 ': Iow reference value <br> ' 01011111 ': nominal value <br> '11111111': high reference value |
| Subaddress 66h |  |  |
| D7-D6 | $\begin{aligned} & \text { SLLTHD } \\ & \text { [CP-CD] } \end{aligned}$ | Slicing Level Threshold $\mathbf{H}$ <br> ' 00 ': no offset <br> '01': small negative <br> '10': small positive <br> ' 11 ': large positive (adaptive) |
| D5-D0 | $\begin{aligned} & \text { SCADJ } \\ & \text { [CP-CD] } \end{aligned}$ | Subcarrier Adjustment '000000': -262 ppm <br> '001111': 0 ppm <br> '111111': 840 ppm |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 67h |  |  |
| D7-D6 | $\begin{aligned} & \text { AGCMD } \\ & {[\mathrm{CP}-\mathrm{CD}]} \end{aligned}$ | AGC method <br> ' 00 ': sync amplitude and peak white <br> '01': sync amplitude only <br> '10': peak white only <br> '11': fixed to value AGCADJ1 |
| D5-D0 | $\begin{aligned} & \text { AGCADJ11 } \\ & \text { [CP-CD] } \end{aligned}$ | Automatic Gain Adjustment ADC1 ' 000000 ': 0.6 V input signal <br> '111111': 1.8 V input signal |
| Subaddress 68h |  |  |
| D7 | AGCRES [CP-CD] | AGC reset <br> ' 0 ': no reset <br> '1': reset |
| D6 | AGCFRZE <br> [CP-CD] | freeze AGC (ADC_CVBS) <br> ' 0 ': normal operation <br> ' 1 ': freeze AGC at current value |
| D5-D0 | $\begin{aligned} & \text { AGCADJ2 } \\ & \text { [CP-CD] } \end{aligned}$ | Automatic Gain Adjustment ADC2 ' 000000 ': 0.6 V input signal '111111': 1.8 V input signal |
| Subaddress 69h |  |  |
| D7-D0 | CLMPHIGH [CP-CD] | Vertical End Of Clamping Pulse Granularity: 2 <br> '00000000': line 256 <br> '00111100': line 376 <br> '11111111': line 766 |
| Subaddress 6Ah |  |  |
| D7-D4 | CVBOSEL1 <br> [CP-CD] | Output select 1 for pin cvbso1 <br> '0000': CVBS1 <br> '0001': CVBS2 <br> '0010': CVBS3 <br> '0011': CVBS4 or Y1 <br> '0100': CVBS5 or C1 <br> '0101': CVBS6 or Y2 <br> '0110': CVBS7 or C2 <br> '0111': Y1 + C1 <br> '1000': Y2 + C2 |
| D3-D0 | $\begin{aligned} & \text { CLMPLOW } \\ & \text { [CP-CD] } \end{aligned}$ | Vertical Start Of Clamping Pulse ‘0000': line 0 <br> '0011': line 6 <br> '1111': line30 |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 6Bh |  |  |
| D7 | $\begin{aligned} & \text { FLINE } \\ & \text { [CP-CD] } \end{aligned}$ | Mode Selection <br> ' 0 ': interlace input <br> '1': progressive input |
| D6 | FLDINV [CP-CD] | Field Inversion <br> ' 0 ': no inversion <br> ' 1 ': inversion |
| D5 | CLPSTGY [CP-CD] | Clamping strategy <br> ' 0 ': back-porch clamping <br> '1': sync-tip-clamping |
| D4 | $\begin{aligned} & \text { YCSEL } \\ & \text { [CP-CD] } \end{aligned}$ | Y/C select <br> ' 0 ': CVBS input <br> '1': Y/C input |
| D3-D0 | CLMPD1 <br> [CP-CD] | Measurement duration ADC1 <br> Granularity: 200 ns <br> '0000': $0 \mu \mathrm{~s}$ <br> '0111': $1.4 \mu \mathrm{~s}$ <br> '1111': $3 \mu s$ |

Subaddress 6Ch

| D7-D6 | $\begin{aligned} & \mathrm{HPOL} \\ & \text { [CP-CD] } \end{aligned}$ | H Polarity at HINP <br> '00': use Hsync <br> '01': use inverted Hsync <br> '10': autodetect polarity <br> '11': (reserved) |
| :---: | :---: | :---: |
| D5 | $\begin{aligned} & \text { FHDET } \\ & \text { [CP-CD] } \end{aligned}$ | Automatic Multisync capability ' 0 ': disabled <br> '1': enabled |
| D4 | $\begin{aligned} & \text { DISCHCH } \\ & \text { [CP-CD] } \end{aligned}$ | Channel-change signal for color decoder ' 0 ': color-decoder not reset after channel-change ' 1 ': color-decoder reset after channel-change |
| D3-D0 | CLMPD2 <br> [CP-CD] | Measurement duration ADC2 <br> Granularity: 200 ns $\begin{aligned} & \prime 0000 ': 0 \mu \mathrm{~s} \\ & \text { '0111': } 1.4 \mu \mathrm{~s} \\ & \text { '1111': } 3 \mu \mathrm{~s} \end{aligned}$ |

Table 3-8: $\left.\right|^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 6Dh |  |  |
| D7 | $\begin{aligned} & \text { NOSIGB } \\ & \text { [CP-CD] } \end{aligned}$ | No signal behavior <br> ' 0 ': noisy screen when out of sync <br> ' 1 ': colored background insertion instead |
| D6 | $\begin{aligned} & \mathrm{HINP} \\ & {[\mathrm{CP}-\mathrm{CD}]} \end{aligned}$ | Horizontal Pulse Detection <br> ' 0 ': from CVBS ADC1 <br> '1': from RGBF ADC |
| D5-D0 | CLMPST1 <br> [CP-CD] | Measurement start ADC1 <br> '000000': $0 \mu \mathrm{~s}$ <br> ' 011100 ': $5.6 \mu \mathrm{~s}$ <br> '111111': $12.8 \mu \mathrm{~s}$ |

## Subaddress 6Eh

| D7-D6 | $\begin{aligned} & \text { PLLTC } \\ & \text { [CP-CD] } \end{aligned}$ | Time constant HPLL (VCR...TV) <br> ' 00 ': very fast <br> '01': fast <br> '10': slow <br> '11': very slow |
| :---: | :---: | :---: |
| D5-D0 | CLMPST2 [CP-CD] | Measurement start ADC2 <br> '000000': $0 \mu \mathrm{~s}$ <br> ' 011100 ': $5.6 \mu \mathrm{~s}$ <br> '111111': $12.8 \mu \mathrm{~s}$ |
| Subaddress 6Fh |  |  |
| D7-D4 | CVBSEL2 <br> [CP-CD] | Input select for ADC2 <br> ‘0000': CVBS1 <br> '0001': CVBS2 <br> '0010': CVBS3 <br> '0011': CVBS4 or Y1 <br> '0100': CVBS5 or C1 <br> '0101': CVBS6 or Y2 <br> '0110': CVBS7 or C2 <br> '0111': Y1 + C1 <br> '1000': Y2 + C2 <br> '1111': disabled |
| D3-D0 | CVBSEL1 <br> [CP-CD] | Input select for ADC1 <br> '0000': CVBS1 <br> '0001’: CVBS2 <br> ‘0010’: CVBS3 <br> '0011': CVBS4 or Y1 <br> '0100': CVBS5 or C1 <br> '0101': CVBS6 or Y2 <br> '0110': CVBS7 or C2 <br> '0111': Y1 + C1 <br> '1000': Y2 + C2 <br> '1111': disabled |

Table 3-8: $\left.\right|^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 70h |  |  |
| D7-D4 | $\begin{aligned} & \text { CVBOSEL2 } \\ & \text { [CP-CD] } \end{aligned}$ | Output select for pin cvbso2 <br> '0000': CVBS1 <br> '0001': CVBS2 <br> '0010': CVBS3 <br> '0011': CVBS4 or Y1 <br> '0100': CVBS5 or C1 <br> '0101’: CVBS6 or Y2 <br> '0110': CVBS7 or C2 <br> '0111': Y1 + C1 <br> '1000': Y2 + C2 |
| D3-D0 | $\begin{aligned} & \text { CVBOSEL3 } \\ & \text { [CP-CD] } \end{aligned}$ | Output select for pin cvbso3 <br> '0000': CVBS1 <br> '0001’: CVBS2 <br> '0010’: CVBS3 <br> '0011': CVBS4 or Y1 <br> '0100': CVBS5 or C1 <br> '0101': CVBS6 or Y2 <br> '0110': CVBS7 or C2 <br> '0111': Y1 + C1 <br> '1000': Y2 + C2 |
| Subaddress 71h |  |  |
| D7-D0 | FHFRRN [CP-CD] | Free Running Frequency Of Horizontal PLL '00000000': 384 clocks ( 52.7 kHz ) <br> '11100100': 1296 clocks ( 15.625 kHz ) <br> '11111111': 1404 clocks ( 14.423 kHz ) |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 72h |  |  |
| D7 | REFTRIMEN [CP-CD] | Reference Value enable <br> ' 0 ': use fuses <br> '1': uses programmed value |
| D6 | $\begin{aligned} & \text { SATNR } \\ & \text { [CP-CD] } \end{aligned}$ | Noise reduction for satellite signal ' 0 ': disabled <br> '1': enabled |
| D5 | $\begin{aligned} & \text { VINP } \\ & {[C P-C D]} \end{aligned}$ | Vertical Pulse Detection <br> ' 0 ': from CVBS signal <br> '1': from V-input pin |
| D4-D3 | NSRED1-0 [CP-CD] | Noise Reduction For Horizontal PLL <br> '000': 1/16 <br> '001': 1/8 <br> '010': 1/4 <br> '011': 1/2 <br> '100': 1 <br> '101': 2 <br> '110': 4 <br> '111': 8 <br> MSB is at address 7Eh, D2 |
| D2-D0 | $\begin{aligned} & \text { LPCDEL } \\ & \text { [CP-CD] } \end{aligned}$ | Window Shift For Fine Error Calculation <br> '100': -4 clock cycles <br> ' 000 ': no offset <br> '011': +3 clock cycles |

Subaddress 73h

| D7-D0 | VSHIFT <br> [CP-CD] | Field Detection Window Shift <br> '00000000': no shift <br> $11111111 ': ~ s h i f t e d ~ b y ~$ <br> 2048 |
| :--- | :--- | :--- |

Subaddress 74h

| D7 | PALIDL1 <br> [CP-CD] | PAL/NTSC Identification Level 1 <br> '0': less sensitive (192) <br> '1': more sensitive (64) |
| :--- | :--- | :--- |
| D6-D0 | VTHRL50 <br> [CP-CD] | Vertical Window Noise Suppression Opening <br> Opening= 4* VTHRL50 <br> 0000000: opening in first line <br> $1111111: ~ o p e n i n g ~ i n ~ l i n e ~ 508 ~$ |$|$

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 76h |  |  |
| D7-D0 | REFTRIM [CP-CD] | Reference Value Bandgap <br> '01000000': low reference <br> '00000000': medium reference <br> '01111111': high reference <br> '1XXXXXXX': reference disabled, resistor used |
| Subaddress 77h |  |  |
| D7-D4 | $\begin{aligned} & \text { REFTRIMCV } \\ & \text { [CP-CD] } \end{aligned}$ | Reference Value ADC CVBS (antialiasfilter) ‘0000': narrow <br> '1111': wide |
| D3-D0 | REFTRIMRGB [CP-CD] | Reference Value ADC RGBF (antialiasfilter) <br> ‘0000': narrow <br> '1111': wide |
| Subaddress 78h |  |  |
| D7 | SLLTHDVP <br> [CP-CD] | Vertical Slicing Level Threshold Polarity <br> ' 0 ': positive <br> ' 1 ': negative |
| D6 | THRSEL [CP-CD] | H Slicing level threshold $\begin{aligned} & \text { '0': } 50 \% \\ & \text { '1': } 37 \% \end{aligned}$ |
| D5-D0 | $\begin{aligned} & \text { CLMPST1S } \\ & \text { [CP-CD] } \end{aligned}$ | Clamping start for ADC1 $\begin{aligned} & \prime 000000 ': 0 \mu \mathrm{~s} \\ & \text { '011100': } 5.6 \mu \mathrm{~s} \\ & \hline 111111 \text { ' } 12.8 \mu \mathrm{~s} \end{aligned}$ |
| Subaddress 79h |  |  |
| D7-D6 | SCMIDL <br> [CP-CD] | SECAM identification level $\begin{aligned} & \text { '00': } 128 \\ & \text { ‘01': } 64 \\ & \text { '10': } 96 \\ & \text { '11': } 80 \end{aligned}$ |
| D5-D0 | CLMPST2S [CP-CD] | Clamping start ADC2 <br> ‘000000’: $0 \mu \mathrm{~s}$ <br> ' 011100 ': $5.6 \mu \mathrm{~s}$ <br> '111111': $12.8 \mu \mathrm{~s}$ |

Table 3-8: $\left.\right|^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 7Ah |  |  |
| D7-D3 | $\begin{aligned} & \text { ACCLIM } \\ & {[\text { [PP-CD] }} \end{aligned}$ | ACC-limitation for weak signals '00000': strong limitation '11111': no limitation |
| D2-D0 | $\begin{aligned} & \text { IFCOMP } \\ & \text { [CP-CD] } \end{aligned}$ | IF compensation filter <br> '000': pal prefiltering <br> '001': pal prefiltering + IF <br> '010': prefiltering <br> '011’: IF 6dB <br> '100': flat <br> Note: '000' or '001' are not suited for 3.58 MHz subcarrier color standards <br> (PAL M, PAL N, NTSC M) |
| Subaddress 7Bh |  |  |
| D7-D4 | $\begin{aligned} & \text { CLMPD2S } \\ & \text { [CP-CD] } \end{aligned}$ | Clamping duration for ADC2 <br> Granularity: 200 ns <br> '0000': $0 \mu \mathrm{~s}$ <br> '0111': 1.4 нs <br> '1111': $3.0 \mu \mathrm{~s}$ |
| D3-D0 | CLMPD1S [CP-CD] | Clamping duration for ADC1 <br> Granularity: 200 ns <br> '0000': $0 \mu \mathrm{~s}$ <br> ' 0111 ': $1.4 \mu \mathrm{~s}$ <br> '1111': 3.0 нs |
| Subaddress 7Ch |  |  |
| D5 | $\begin{aligned} & \text { EIA770 } \\ & \text { [CP-CD] } \end{aligned}$ | EIA 770 support <br> ' 0 ': standard TV signals expected <br> '1': progressive signals expected timing according to EIA 770.1 or EIA 770.2 when ' 1 ' |
| D4 | SHAPERDIS [CP-PP] | Power Down Of Crystal Oscillator Shaper <br> ' 0 ': normal operation <br> '1': power down active |
| D3 | $\begin{aligned} & \text { OSCPD } \\ & \text { [CP-PP] } \end{aligned}$ | Power Down Of Crystal Oscillator Amplifier <br> ' 0 ': normal mode <br> '1': power down mode |
| D2 | TSTSHAPERI [CP-PP] | Testmode Control Of Crystal Oscillator <br> ' 0 ': normal operation (shaper active) <br> ' 1 ': external clock input (shaper replaced) |
| D1-D0 | FREQSEL [CP-PP] | Amplifier Current Setting Of Oscillator Pad <br> '00': $100 \mu \mathrm{~A}$ <br> '01’: $590 \mu \mathrm{~A}$ <br> ' 10 ': $235 \mu \mathrm{~A}$ <br> '11': $1730 \mu \mathrm{~A}$ |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 7Dh |  |  |
| D6-D4 | $\begin{aligned} & \text { BELLFIR } \\ & \text { [CP-CD] } \end{aligned}$ | Bell filter FIR component <br> '000': -116 <br> '001': -113 <br> '010’: -110 <br> '011': -108 <br> '100': -106 <br> '101': -104 <br> ' 110 ': $=102$ <br> '111': -100 |
| D3-D1 | BELLIIR [CP-CD] | Bell filter IIR component <br> '000': 8 <br> '001': 9 <br> '010': 10 <br> '011': 11 <br> '100': 12 <br> '101': 13 <br> '110': 14 |
| D0 | VFLYWHL [CP-CD] | Vertical Flywheel <br> ' 0 ': disabled <br> ' 1 ': enabled |

Subaddress 7Eh

| D7-D6 | FLNSTRD [CP-CD] | Force line standard at CVBS/RGB frontend ' 00 ': automatic <br> '01': force 50 Hz <br> ' 10 ': force 60 Hz <br> '11': (reserved) |
| :---: | :---: | :---: |
| D5 | $\begin{aligned} & \text { ENLIM } \\ & \text { [CP-CD] } \end{aligned}$ | Enable limiter <br> ' 0 ': disabled <br> '1': enabled |
| D4-D3 | $\begin{aligned} & \text { ISHFT } \\ & \text { [CP-CD] } \end{aligned}$ | I-adjustment for horizontal PLL <br> '00': *1 <br> '01': *2 <br> '10': *4 <br> '11': *8 |
| D2 | $\begin{aligned} & \text { NSRED2 } \\ & \text { [CP-CD] } \end{aligned}$ | Belongs to 72h |
| D1-D0 | $\begin{aligned} & \text { VLP } \\ & \text { [CP-CD] } \end{aligned}$ | Lowpass for vertical sync-separation <br> '00': none <br> '01': weak <br> '10': medium <br> '11': strong |

Table 3-8: $\left.\right|^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 7Fh |  |  |
| D7 | $\begin{aligned} & \text { SECACC } \\ & \text { [CP-CD] } \end{aligned}$ | Secam acceptance <br> ' 0 ': disabled <br> '1': enabled |
| D6 | $\begin{aligned} & \text { SECDIV } \\ & \text { [CP-CD] } \end{aligned}$ | Secam Divider <br> ' 0 ': divide by 4 <br> ' 1 ': divide by 2 |
| D5-D4 | $\begin{aligned} & \text { SECINC1 } \\ & \text { [CP-CD] } \end{aligned}$ | Secam increment 1 '00': 2 $\prime 01: 3$ $\prime 10 ': 4$ $\prime 11^{\prime}: 5$ |
| D3-D2 | SECINC2 [CP-CD] | Secam increment 2 <br> '00': 1 <br> '01': 2 <br> '10': 3 <br> '11': 4 |
| D1-D0 | SCMREL [CP-CD] | Secam rejection level <br> '00': 320 <br> '01': 384 <br> '10': 352 <br> '11': 1024 |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 80h |  |  |
| D7 | PORCNCL [CP-CD] | Reset control bit cancel <br> ' 0 ': no operation <br> '1': reset POR bit (8Ch) <br> after use, PORCNCL must be set to '0' again |
| D6-D4 | NTCHSEL [CP-CD] | Luminance Notch selection <br> '000': sharp notch <br> '001': medium 1 <br> '010': medium 2 <br> '011': broad notch <br> '100': broad steep notch (PAL, SECAM only) |
| D3 | CPLLRES [CP-CD] | Force Chroma PLL reset <br> ' 0 ': no reset <br> '1': reset chroma PLL <br> after use, CPLLRES must be set to '0' again |
| D2 | DISALLRES [CP-CD] | Disable all chroma resets <br> ' 0 ': resets allowed <br> '1': resets disabled may only be used if ONE color standard is selected |
| D1 | TRAPBLU [CP-CD] | Notchfrequency for $\mathbf{4 , 2 5 0} \mathbf{~ M H z}$ $\text { '0': } 4.25 \mathrm{MHz}$ <br> '1': 4.2 MHz <br> has only effect in SECAM mode |
| D0 | TRAPRED [CP-CD] | Notchfrequency for $\mathbf{4 , 4 0 6} \mathbf{~ M H z}$ <br> ' 0 ': 4.406 MHz <br> ' 1 ': 4.356 MHz <br> has only effect in SECAM mode |

Table 3-8: $\left.\right|^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 80h |  |  |
| D7 | PORCNCL [CP-CD] | Reset control bit cancel <br> ' 0 ': no operation <br> '1': reset POR bit (8Ch) <br> after use, PORCNCL must be set to '0' again |
| D6-D4 | NTCHSEL <br> [CP-CD] | Luminance Notch selection <br> '000': sharp notch <br> '001': medium 1 <br> '010': medium 2 <br> '011': broad notch <br> '100': broad steep notch (PAL, SECAM only) |
| D3 | CPLLRES <br> [CP-CD] | Force Chroma PLL reset <br> ' 0 ': no reset <br> '1': reset chroma PLL <br> after use, CPLLRES must be set to '0' again |
| D2 | DISALLRES <br> [CP-CD] | Disable all chroma resets <br> ' 0 ': resets allowed <br> '1': resets disabled may only be used if ONE color standard is selected |
| D1 | TRAPBLU [CP-CD] | Notchfrequency for $\mathbf{4 , 2 5 0} \mathbf{~ M H z}$ $\text { ' } 0 \text { ': } 4.25 \mathrm{MHz}$ '1': 4.2 MHz <br> Note: has only effect in SECAM mode |
| D0 | TRAPRED [CP-CD] | Notchfrequency for $\mathbf{4 , 4 0 6} \mathbf{~ M H z}$ $\text { ‘0’: } 4.06 \mathrm{MHz}$ <br> '1': 4.356 MHz <br> Note: has only effect in SECAM mode |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 81h |  |  |
| D7 | ADLCK <br> [CP-CD] | Additional lock-detection <br> ' 0 ': no used <br> '1': used |
| D6 | ADLCKSEL [CP-CD] | Additional lock-detection selection <br> ' 0 ': PALID <br> '1': PALDET |
| D5 | ADLCKCC [CP-CD] | Additional lock-detection color-killer <br> ' 0 ': do not use lock signal <br> '1': use lock-signal |
| D4-D3 | VFLYWHLMD[CPCD] | Vertical Flywheel Mode <br> '00': CHECK FOR CORRECT STANDARD <br> ' 01 ': 3 lines deviation allowed <br> ' 10 ': 4 lines deviation allowed, no check for interlace <br> ' 11 ': 5 lines deviation allowed, no check for interlace |
| D2-D0 | SECACCL [CP-CD] | Secam Acceptance level $\begin{aligned} & \text { '000': } 100 \\ & \text { '001': } 84 \\ & \text { '010': } 64 \\ & \text { '011': } 32 \\ & \text { '100': } 70 \\ & \text { '101': } 76 \\ & \text { '110': } 90 \end{aligned}$ <br> Note: must be enabled by SECACC (7Fh) to have an effect |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 82h (no auto-increment) |  |  |
| D7-D6 | SYNCFTHD [CP-CD] | SYNCF threshold <br> 00: 4 lines <br> 01: 3 lines <br> 10: 2 lines <br> 11: 1 line |
| D5 | IFCOMPSTR [CP-CD] | 2nd IF compensation filter <br> ' 0 ': disabled <br> '1': enabled |
| D4 | $\begin{aligned} & \text { PALIDL2 } \\ & \text { [CP-CD] } \end{aligned}$ | PAL/NTSC identifikation level 2 <br> ' 0 ': less sensitive <br> '1': more sensitive |
| D3 | $\begin{aligned} & \text { CPLLOF } \\ & \text { [CP-CD] } \end{aligned}$ | Chroma PLL Open <br> ' 0 ': normal operation <br> '1': chroma PLL opened |
| D2 | DEEMPSTD <br> [CP-CD] | Deemphase Filtering For Standard Detection <br> ' 0 ': weak <br> ' 1 ': strong |
| D1 | PALINC1 <br> [CP-CD] | PAL/NTSC Detection: Increment 1 $\frac{0}{\prime \prime}:+3$ |
| D0 | PALINC2 [CP-CD] | PAL/NTSC Detection: Increment 2 $\begin{aligned} & \prime \prime \\ & '^{\prime}:=-1 \end{aligned}$ <br> do not use PALINC2=1 in combination with PALINC1=1 |
| Subaddress 83h (Read-only) |  |  |
| D0 | FBLACTIVE [CP-I2C] | Activity At FBL Input <br> ' 0 ': no activity <br> '1': activity reset automatically when read |
| Subaddress 84h (Read-only, no auto-increment)) |  |  |
| D6-D0 | NOISEME <br> [FP-TNR] | Noise level of the input signal <br> 0000000: no noise <br> 1111110: strong noise <br> 1111111: strong noise or measurement failed <br> Note: no autoincrement possible |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 85h (Read-only) |  |  |
| D5 | LBSTATUS [FP-TNR] | Status bit for letter box detection: <br> 0 : No new value available <br> 1: New value from Letter Box Detection available <br> Note: reset automatically when read |
| D4 | PFBL [FP-TNR] | Indicates Overflow at FBL Input <br> ' 0 ': no overflow <br> '1': overflow <br> Note: reset automatically when read |
| D3 | $\begin{aligned} & \mathrm{PG} \\ & \text { [FP-TNR] } \end{aligned}$ | Indicates Overflow at GREEN Input <br> '0': no overflow <br> '1': overflow <br> Note: reset automatically when read |
| D2 | $\begin{aligned} & \mathrm{PB} \\ & {[\mathrm{FP}-\mathrm{TNR}]} \end{aligned}$ | Indicates Overflow at BLUE Input <br> '0': no overflow <br> '1': overflow <br> Note: reset automatically when read |
| D1 | $\begin{aligned} & \text { PR } \\ & \text { [FP-TNR] } \end{aligned}$ | Indicates Overflow at RED Input <br> ' 0 ': no overflow <br> '1': overflow <br> Note: reset automatically when read |
| D0 | NMSTATUS [FP-TNR] | Indicates New Value of the Noise Measurement <br> 0: NOISEME has not been updated <br> 1: New value of NOISEME available <br> Note: reset automatically when read |
| Subaddress 86h (Read-only) |  |  |
| D0 | STABLL <br> [PP] | Shows LL-HPLL Lock Status <br> ' 0 ': LL HPLL is not locked <br> ' 1 ': LL_HPLL is locked |
| Subaddress 87h (Read-only) |  |  |
| D1-D0 | SMMIRROR [BP-O/M] | Operation mode for scan rate conversion: <br> '00': AABB (Raster $\alpha \alpha \beta \beta$ ) <br> '01': AAAA (Raster $\alpha \alpha \alpha \alpha$ ) <br> '10': AAAA (Raster $\alpha \beta \alpha \beta$ ) <br> '11': BBBB (Raster $\beta \beta \beta \beta$ ) |

Table 3-8: $\left.\right|^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 88h (Read-only) |  |  |
| D7 | DETHPOL <br> [CP-CD] | Detected Polarity Of HSync <br> '0': negative <br> '1': positive |
| D6 | DETVPOL <br> [CP-CD] | Detected Polarity Of V Sync <br> '0': negative <br> '1': positive |
| D5-D3 | $\begin{aligned} & \text { STDET } \\ & \text { [CP-CD] } \end{aligned}$ | Detected Color Standard <br> '000': non standard or standard not detected <br> ‘001’: NTSC M <br> '010': PAL M <br> '011': NTSC44 <br> '100': PAL60 <br> '101': PAL N <br> '110': SECAM <br> '111': PAL B/G |
| D2 | $\begin{aligned} & \text { SCOUTEN } \\ & \text { [CP-CD] } \end{aligned}$ | SCDEV valid indication <br> ' 0 ': SCDEV not valid <br> '1': SCDEV valid |
| D1 | $\begin{aligned} & \text { PALID } \\ & {[\mathrm{CP}-\mathrm{CD}]} \end{aligned}$ | PAL identification (algorithm 1) <br> ' 0 ': not PAL <br> '1': PAL |
| D0 | $\begin{aligned} & \text { CKSTAT } \\ & \text { [CP-CD] } \end{aligned}$ | Colorkill status <br> ' 0 ': color off <br> '1': color on |
| Subaddress 89h (Read-only) |  |  |
| D7 | LNSTDRD [CP-CD] | Line Standard detection $\text { '0': } 60 \mathrm{~Hz}$ <br> '1': 50 Hz |
| D6 | $\begin{aligned} & \text { INT } \\ & \text { [CP-CD] } \end{aligned}$ | Interlace Detection <br> '0': progressive input <br> ' 1 ': interlace input |
| D5-D0 | $\begin{aligned} & \text { SCDEV } \\ & \text { [CP-CD] } \end{aligned}$ | Deviation Of Clock System or Color Carrier <br> '100000': max. negative deviation <br> '000000': no deviation <br> '011111': max. positive deviation |
| Subaddress 8Ah (Read-only) |  |  |
| D7-D0 | $\begin{aligned} & \text { LPFLD } \\ & \text { [CP-CD] } \end{aligned}$ | Nr. of lines per field for input signal lines=256+LPFLD*2 <br> '00000000': 256 lines or less <br> 11111111': 766 lines or more |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 8Bh (Read-only) |  |  |
| D7-D0 | NRPIXEL <br> [CP-CD] | Pixel number of input signal Granularity: 4 '00000000': 384 or less '11111111': 1404 or more PIXEL=4*NRPIXEL+384 |
| Subaddress 8Ch (Read-only) |  |  |
| D7 | $\begin{aligned} & \text { POR } \\ & \text { [CP-CD] } \end{aligned}$ | Reset indication <br> a reset at pin 24 (reset) sets POR. POR is reset with PORCNCL (80h) <br> ' 0 ': no reset appeared <br> '1': reset appeared |
| D3 | $\begin{aligned} & \text { VFLYMD } \\ & \text { [CP-CD] } \end{aligned}$ | Vertical Flywheel mode locked <br> 0 : unlocked <br> 1: locked <br> VFLYWHL must be enabled to give a result |
| D2 | $\begin{aligned} & \text { STAB } \\ & {[C P-C D]} \end{aligned}$ | Status of horizontal synchronization <br> ' 0 ': sync separation not locked <br> ' 1 ': sync separation locked and stable |
| D0 | $\begin{aligned} & \text { PALDET } \\ & \text { [CP-CD] } \end{aligned}$ | PAL identification (algorithm 2) <br> ' 0 ': not PAL <br> '1': PAL |
| Subaddress 8Dh (Read-only) |  |  |
| D7-D0 | REFTRIMRD [CP-CD] | Reference Value Bandgap <br> '01000000': low reference <br> '00000000': medium reference <br> '01111111': high reference <br> '1XXXXXXX': reference disabled, resistor used <br> Note: contains fused value only when REFTRIMEN (72h)=0. |
| Subaddress 8Eh (Read-only) |  |  |
| D7-D4 | REFTRIMCVRD [CP-CD] | Reference Value CVBS ADC <br> '0000': narrow <br> '1111': wide <br> Note: contains fused value only when REFTRIMEN (72h)=0. |
| D3-D0 | $\begin{aligned} & \text { REFTRIMRGBRD } \\ & \text { [CP-CD] } \end{aligned}$ | Reference Value RGB ADC <br> '0000': narrow <br> '1111': wide <br> Note: contains fused value only when REFTRIMEN (72h)=0. |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 8Fh (Read-only, NOT compatible to 940X family) |  |  |
| D3 | $\begin{aligned} & \text { SLS } \\ & \text { [CP-I2C] } \end{aligned}$ | Line Standard At Device Output '0': 100 Hz (VSP 9402A, VSP 9412A) <br> '1': 50 Hz (VSP 9432A, VSP 9442A) |
| D2-D0 | VERSION [CP-I2C] | Version Of VSP 94XX Family <br> '001': VSP 94x5B <br> '010': VSP 94x2A <br> '011': VSP 94x7B <br> '101': VSP 94x9C <br> others: reserved |
| Subaddress 90h (Read-only) |  |  |
| D7 | AM500 <br> [CP-I2C] | Last detected Standard 50 Hz <br> ' 0 ': PAL or none <br> '1': SECAM |
| D6 | AM600 <br> [CP-I2C] | Last detected Standard 60 Hz <br> ' 0 ': NTSC M or none <br> '1': NTSC44 or PAL60 |
| D5-D0 | $\begin{aligned} & \text { AGCADJCV } \\ & \text { [CP-I2C] } \end{aligned}$ | AGC value for ADC1 000000: smallest input range 111111: biggest input range |
| Subaddress 91h (Read-only) |  |  |
| D6-D0 | VLENGTH [CP-I2C] | Length of vertical pulse 0000000: short v 1111111: long v |
| Subaddress 92h (Read-only) |  |  |
| D7-D0 | $\begin{aligned} & \text { MINV } \\ & {[\mathrm{CP}-\mathrm{ICC}]} \end{aligned}$ | Measured sync amplitude 00000000: smallest sync 11111111: largest sync |
| Subaddress 93h (Read-only) |  |  |
| D4-D0 | PWADJCNT [CP-I2C] | Peak White adjust counter 00000: no PW reduction 11111: largest PW reduction |
| Subaddress 96h (Read-only) |  |  |
| D0 | $\begin{aligned} & \text { V40STAT } \\ & \text { [FP-I2C] } \end{aligned}$ | V Status bit of $\mathbf{4 0 . 5} \mathbf{~ M H z}$ domain <br> '0': New write or read cycle can start <br> '1': No new write or read cycle can start |
| Subaddress 98h (Read-only) |  |  |
| D0 | $\begin{aligned} & \text { V36BSTAT } \\ & \text { [BP-I2C] } \end{aligned}$ | V Status bit of backend $\mathbf{3 6} \mathbf{~ M H z}$ domain <br> ' 0 ': New write or read cycle can start <br> '1': No new write or read cycle can start |

Table 3-8: $\left.\right|^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress 99h (Read-only) |  |  |
| D0 | $\begin{aligned} & \text { V20STAT } \\ & \text { [CP-I2C] } \end{aligned}$ | V Status bit of $\mathbf{2 0 . 2 5} \mathbf{~ M H z}$ domain <br> ' 0 ': New write or read cycle can start <br> '1': No new write or read cycle can start |
| Subaddress AOh |  |  |
| D7-D4 | KPNL [PP] | Proportional factor for loop filter if HPLL is not locked same values as in locked condition (KPL) |
| D3-D0 | $\begin{aligned} & \mathrm{KPL} \\ & {[\mathrm{PP}]} \end{aligned}$ | Proportional factor for loop filter if HPLL is locked) <br> 00000: 0 <br> 00001: 1 <br> 00010: 2 <br> 00011: 4 <br> 00100: 8 <br> 00101: 16 <br> 00110: 32 <br> 00111: 64 <br> 01000: 128 <br> 01001: 256 <br> 01010: 512 <br> 01011: 1024 <br> 01100: 2048 <br> 01101: 4096 <br> 01110: 8192 <br> 01111:16384 <br> 10000: 0.5 <br> 10001: 1.5 <br> 10010: 2.5 <br> 10011: 3 <br> 10100: 3.5 <br> 10101: 4.5 <br> 10110: 5 <br> 10111: 6 <br> 11000: 7 |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress A1h |  |  |
| D7-D4 | $\begin{aligned} & \mathrm{KINL} \\ & {[\mathrm{PP}]} \end{aligned}$ | Integrational factor for loop filter if HPLL is not locked same values as in locked condition (KIL) |
| D3-D0 | $\begin{aligned} & \mathrm{KIL} \\ & {[\mathrm{PP}]} \end{aligned}$ | Integrational factor for loop filter if HPLL is locked <br> 00000: 0 <br> 00001: 1 <br> 00010: 2 <br> 00011: 4 <br> 00100: 8 <br> 00101: 16 <br> 00110: 32 <br> 00111: 64 <br> 01000: 128 <br> 01001: 256 <br> 01010: 512 <br> 01011: 1024 <br> 01100: 2048 <br> 01101: 4096 <br> 01110: 8192 <br> 01111:16384 <br> 10000: 0.5 <br> 10001: 1.5 <br> 10010: 2.5 <br> 10011: 3 <br> 10100: 3.5 <br> 10101: 4.5 <br> 10110: 5 <br> 10111: 6 <br> 11000: 7 |

## Subaddress A2h

| D7-D0 | $\begin{aligned} & \text { LIMIP } \\ & {[P P]} \end{aligned}$ | Limiter Control for P-part for increased dynamic range <br> LIMIT_P= $\pm 16^{*}$ LIMIP <br> '00000000': $\pm 0$ <br> '11111110': $\pm 4064$ <br> '11111111': no limitation |
| :---: | :---: | :---: |
| Subaddress A3h |  |  |
| D7-D0 | LIMII [PP] | Limiter Control for I-part for increased dynamic range <br> LIMIT_I $= \pm 16^{*}$ LIMII <br> '00000000': $\pm 0$ <br> '11111110': $\pm 4064$ <br> '11111111': no limitation |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress A4h |  |  |
| D7 | KPNL4 [PP] | Refer to AOh |
| D6 | KPL4 [PP] | Refer to AOh |
| D5 | KINL4 [PP] | Refer to A1h |
| D4 | $\begin{aligned} & \mathrm{KIL4} \\ & \text { [PP] } \end{aligned}$ | Refer to A1h |
| D3-D0 | $\begin{aligned} & \text { LIMLR } \\ & {[\mathrm{PP}]} \end{aligned}$ | Limit LL-PLL lock-in range <br> 0000: full lock-in range of $\pm 5.85 \%$ 0001: lock in range limited to $\pm 3.8 \%$ 0010: lock in range limited to $\pm 2.55$ \% 0011: lock in range limited to $\pm 1.27$ \% 0100: ock in range limited to $\pm 0.63$ \% 0101: lock in range limited to $\pm 0.32$ \% 0110: lock in range limited to $\pm 0.19 \%$ 0111: lock in range limited to $\pm 0.13$ \% 1000: lock in range limited to $\pm 5 \%$ 1001: lock in range limited to $\pm 4.5 \%$ 1010: lock in range limited to $\pm 3.1 \%$ 1011: lock in range limited to $\pm 2.1 \%$ 1100: lock in range limited to $\pm 1.5 \%$ 1101: lock in range limited to $\pm 1 \%$ <br> 1110: (reserved) <br> 1111: (reserved) |
| Subaddress B0 |  |  |
| D6-D5 | $\begin{aligned} & \text { AGCTHD } \\ & \text { [CP-CD] } \end{aligned}$ | AGC hysterisys <br> 00: broad <br> 01: medium 1 <br> 10: medium 2 <br> 11: small |
| D4-D0 | FEMAG [CP-CD] | Fine Error characteristic 00000: smallest gain 10000: default (equal to A32 version) 11111: largest gain |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress B1 |  |  |
| D6-D4 | SLLTHDV <br> [CP-CD] | Slicing Level Threshold V <br> ' $\mathbf{0 0 0}$ ': no offset <br> '001': 4 <br> '010': 8 <br> '011':12 <br> '101': adaptive (limited to $\pm 4$ ) <br> '110': adaptive (limited to $\pm 8$ ) <br> ' 111 ': adaptive (limited to $\pm 12$ ) <br> polarity is selected by SLLTHDVP (78h) |
| D3-D2 | AMSTD60 <br> [CP-CD] | Automatic standard detection priority 60 Hz <br> 00: NTSC M <br> 01: NTSC44/PAL60 <br> 10: (reserved) <br> 11: automatic |
| D1-D0 | AMSTD50 <br> [CP-CD] | Automatic standard detection priority $\mathbf{5 0 ~ H z}$ <br> 00: PAL B <br> 01: SECAM <br> 10: (reserved) <br> 11: automatic |
| Subaddress B2 |  |  |
| D7-D6 | $\begin{aligned} & \text { SDB } \\ & {[\mathrm{CP}-\mathrm{CD}]} \end{aligned}$ | Secam Db adjustment <br> 00: -55 <br> 01: -58 <br> 10: -61 <br> 11: -64 |
| D4 | MVPG [CP-CD] | Vertical Pulse gating <br> 0 : disabled <br> 1: enabled |
| D3 | $\begin{aligned} & \text { MVP } \\ & \text { [CP-CD] } \end{aligned}$ | Vertical length measurement with vertical pulse detection <br> 0 : disabled <br> 1: enabled |
| D2-D0 | VDETITC <br> [CP-CD] | Vertical Detection Integration Time Constant 000: 400 clock cycles 001: 375 clock cycles <br> 010: 350 clock cycles <br> 011: 300 clock cycles <br> 100: 250 clock cycles <br> 101: 225 clock cycles <br> 110: 200 clock cycles <br> 111: automatic |
| Subaddress B3 |  |  |
| D6-D0 | VTHRL60 [CP-CD] | Vertical Window Noise Suppression Opening Opening=4* VTHRL60M 0000000: opening in first line <br> 1111111: opening in line 508 |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress B4 |  |  |
| D6-D0 | VTHRH60 [CP-CD] | Vertical Window Noise Suppression Closing Closing=262+4* VTHRH60M 0000000: closing in line 262 <br> 1111111: closing in line 770 |
| Subaddress B5 |  |  |
| D7-D5 | DEEMPIIR [CP-CD] | Deemphase filter IIR component <br> '000': 5 <br> '001': 6 <br> '010’: 7 <br> '011’: 8 <br> '100': 9 <br> '101': 10 <br> '110': (reserved) <br> '111': (reserved) |
| D3-D0 | DEEMPFIR <br> [CP-CD] | Deemphase filter FIR component <br> '0000': 16 <br> '0101': 21 <br> '1111': 31 |
| Subaddress B7 |  |  |
| D7-D0 | NAPPLIPI <br> [FP-RGB] | Not active pixels from HSYNC to input data for ITU Delay=NAPPLIPI* 2 + NAPIPPHI |
| Subaddress B8 |  |  |
| D7-D0 | ALPFIPI [FP-RGB] | Active lines per field for ITU Active lines=ALPFIPI * 2 (int) 144: 288 active lines |
| Subaddress B9 |  |  |
| D7-D0 | APPLIPI <br> [FP-RGB] | Active pixels per line for ITU Active pixels=APPLIPI * 2 (int) $360=720$ lines |
| Subaddress BA |  |  |
| D7 | APPLIPI[8] <br> [FP-RGB] | Active pixels per line for ITU Active pixels=APPLIPI * 2 (int) $360=720$ lines |
| D6 | NALPFIPI <br> [FP-RGB] | Not active lines per field for ITU (int) $20=20$ lines |
| Subaddress BCh |  |  |
| D7-D0 | FRINC18-11 [PP] | Set HDTO freerunning frequency <br> Granularity $=103 \mathrm{~Hz}$ <br> $33981_{d}$ (minimum: nominal pixel clock= 3.5 MHz ) <br> $3^{349525}{ }_{d}$ (nominal pixel clock $=36 \mathrm{MHz}$ ) <br> $388362_{d}$ (maximum: nominal pixel clock $=40 \mathrm{MHz}$ ) |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress BD |  |  |
| D7-D0 | $\begin{aligned} & \text { FRINC10-3 } \\ & \text { [PP] } \end{aligned}$ | Belongs to BCh |
| Subaddress BE |  |  |
| D2-D0 | $\begin{aligned} & \text { FRINC2-0 } \\ & \text { [PP] } \end{aligned}$ | Belongs to BCh |
| Subaddress C0 |  |  |
| D7-D0 | HSPPL [FP-RGB] | Hsync shift shift=HSPPL * 4 00000000: default |
| Subaddress C1 |  |  |
| D7 | FOFST <br> [FP-RGB] | Offset of active field at interlaced mode (line offset): <br> 0 : NALPFIPI +1 at field A, NALPFIPI at field B <br> 1: NALPFIPI at field $A$, NALPFIPI +1 at field $B$ |
| D2-D0 | VSLPF <br> [FP-RGB] | Vsync shift shift=VSLPF * 4 0000000: default |
| Subaddress D0 |  |  |
| D7-D6 | VBLANDEL [BP-PM] | Refer to D1h |
| D5 | VBLANPOL [BP-PM] | Vertikal Blank Signal Polarity <br> 0 : positive <br> 1: negative |
| D2 | FSWFTL [BP-PM] | Stability Signal of LL_HPLL <br> ' 0 ': STABLL is generated accoding to SETSTABLL <br> ' 1 ': STABLL is forced to 1 (hout synchronization enabled) |
| D1-D0 | VBLANLEN [BP-PM] | Refer to D2h |
| Subaddress D1 |  |  |
| D7-D0 | VBLANDEL[7:0] [BP-PM] [BP-PM] | Vertical Delay in lines from vsync to active edge of blank signal: <br> Blank_start=1*VBLANDEL <br> ' 0000000000 ': no delay <br> '1111111111': 1023 lines delay |
| Subaddress D2 |  |  |
| D7-D0 | VBLANLEN [BP-PM] | Vertical Length in lines from start of active blank signal: <br> Blank_length=4* VBLANLEN <br> '00000000': no line <br> '11111111': 1020 lines |
| Subaddress E0 |  |  |
| D7-D0 | LBGRADDET <br> [FP-RGB] | Threshold for gradient detected (int) 50: default |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress E1 |  |  |
| D7-D0 | LBVWENDLO [FP-RGB] | Vertical measure window lower end (int) 150: default, [in lines (*2) related to VSYNC] |
| Subaddress E2 |  |  |
| D7-D0 | LBHWEND [FP-RGB] | Horizontal measure window end (int) 180: default, <br> [in active pixels (*4) related to HSYNC] |
| Subaddress E3 |  |  |
| D7-D0 | LBHIWHITE [FP-RGB] | Histogram white (int) 50: default |
| Subaddress E4 |  |  |
| D7-D0 | LBHISTBLA [FP-RGB] | Histogram black (int) 25: default |
| Subaddress E5 |  |  |
| D7 | LBMASLA [FP-RGB] | Set to 1 |
| D6-D0 | LBVWSTLO [FP-RGB] | Vertical measure window lower start (int) 96: default], [in lines (*2) related to VSYNC] |
| Subaddress E6 |  |  |
| D7 | $\begin{aligned} & \text { LBFS } \\ & \text { [FP-RGB] } \end{aligned}$ | Field subsampling mode 0 : A+B fields <br> 1: only A field |
| D6-D0 | LBVWENDUP [FP-RGB] | Vertical measure window upper end (int) 73: default], [in lines (*2) related to VSYNC] |
| Subaddress E7 |  |  |
| D7 | LBVISUON [FP-RGB] | Visualisation of letter box results <br> 0 : disabled <br> 1: enabled |
| D6-D0 | LBHWST [FP-RGB] | Horizontal measure window start (int) 36: default, [in active pixels (*4) related to HSYNC] |
| Subaddress E8 |  |  |
| D5-D0 | LBVWSTUP [FP-RGB] | Vertical measure window upper start (int) 20: default], [in lines (*2) related to VSYNC] |

Table 3-8: $\left.\right|^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress E9 |  |  |
| D7 | LBSTABILITY [FP-RGB] | Stability flag <br> 0: continuous format update <br> 1: Format update only once |
| D6 | LB43SENS <br> [FP-RGB] | Sensitivity to 4:3 switch <br> 0: off <br> 1: on |
| D5 | LBNGFEN [FP-RGB] | No gradient found <br> 0 : disabled <br> 1: enabled |
| D4-D0 | LBTHDNBNG [FP-RGB] | Threshold for darkness-brightness, gradient only (int) 15: default] |
| Subaddress EA |  |  |
| D7-D6 | $\begin{aligned} & \text { LBSUB } \\ & \text { [FP-RGB] } \end{aligned}$ | Subsampling mode <br> $0 x: 13.5 \mathrm{MHz}$ (1, e.g. digital 656 input) <br> 10: 20.25 MHz source (1.5, for CVBS, YUV and RGB) <br> 11: 40.5 MHz source (3) |
| D5 | LBGRADRST [FP-RGB] | Reset of gradient method <br> 0: no reset <br> 1: reset |
| D4-D0 | $\begin{aligned} & \text { LBHSDEL } \\ & \text { [FP-RGB] } \end{aligned}$ | Histogram stability delay (int) $10=$ default |
| Subaddress EB |  |  |
| D4-D0 | LBTHDNBNHA [FP-RGB] | Threshold for darkness-brightness, histogram, activity (int) $30=$ default |
| Subaddress EC |  |  |
| D4-D0 | LBACTIVITY [FP-RGB] | Activity (int) 5: default] |
| Subaddress ED |  |  |
| D4-D0 | LBGFBDEL <br> [FP-RGB] | Gradient fall back delay value (int) 11: default] |
| Subaddress EE |  |  |
| D4-D0 | $\begin{aligned} & \text { LBGSDEL } \\ & \text { [FP-RGB] } \end{aligned}$ | Gradient stability delay value (int) 10: default] |
| Subaddress EF |  |  |
| D4-D0 | $\begin{aligned} & \text { LBASDEL } \\ & \text { [FP-RGB] } \end{aligned}$ | Activity stability delay (int) 10: default] |

Table 3-8: $I^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :---: | :---: | :---: |
| Subaddress F0 (read only) |  |  |
| D7 | LBELAA [FP-RGB] | Refer to F1h |
| D6-D0 | LBSLAA [FP-RGB] | Letter box detection: Start line of active area LBSLAA is measured in relation to VSYNC |
| Subaddress F1 (read only) |  |  |
| D7-D0 | LBELAA [FP-RGB] | Letter box detection: End line of active area LBELAA is measured in relation to VSYNC |
| Subaddress F2 (read only) |  |  |
| D7 | $\begin{aligned} & \text { LBFORMAT } \\ & \text { [FP-RGB] } \end{aligned}$ | Letter box detection: Format <br> 0: 4:3 format <br> 1: other format (letter box) |
| D6 | $\begin{aligned} & \text { LBSUBTITLE } \\ & \text { [FP-RGB] } \end{aligned}$ | Letter box detection: Subtitle flag <br> 0: no subtitle <br> 1: subtitle available |
| D5 | LBTOPTITLE <br> [FP-RGB] | Letter box detection: Toptitle flag 0: no toptitle <br> 1: toptitle available |
| D4 | GRADISSTABLE [FP-RGB] | Letter box detection: gradient is stable internal value, only for test purposes |
| D3 | TOPTITLE <br> [FP-RGB] | LBD: upper area contains high activity internal value, only for test purposes |
| D2 | SUBTITLE [FP-RGB] | LBD: lower area contains high activity internal value, only for test purposes |
| D1 | NOGRADFOUND [FP-RGB] | LBD: no gradient found internal value, only for test purposes |
| D0 | $\begin{aligned} & \text { SWITCHTO43 } \\ & \text { [FP-RGB] } \end{aligned}$ | LBD: switch to 4:3 format internal value, only for test purposes |
| Subaddress F3 (read only) |  |  |
| D7 | GRADELAA <br> [FP-RGB] | Refer to F4h |
| D6-D0 | GRADSLAA <br> [FP-RGB] | LBD: Gradient start line of active area internal value, only for test purposes |
| Subaddress F4 (read only) |  |  |
| D7-D0 | GRADELAA [FP-RGB] | LBD: Gradient end line of active area internal value, only for test purposes |

Table 3-8: $\left.\right|^{2} \mathrm{C}$ bus command description, continued

| Bit | Name | Description |
| :--- | :--- | :--- |
| Subaddress F5 (read only) |  |  |
| D3 | LPBLACK <br> [FP-RGB] | LBD: lower area contains medium brightness level <br> internal value, only for test purposes |
| D2 | UPBLACK <br> [FP-RGB] | LBD: upper area contains medium brightness level <br> internal value, only for test purposes |
| D1 | LPWHITE <br> [FP-RGB] | LBD: lower area contains high brightness level <br> internal value, only for test purposes |
| D0 | UPWHITE <br> [FP-RGB] | LBD: upper area contains high brightness level <br> internal value, only for test purposes |
| Subaddress F6h (Read-only, compatible to 940X family) |  |  |

## 4. Specifications

### 4.1. Outline Dimensions



DETAIL X


| UNIT | L2 | $\Theta$ |
| :---: | :---: | :---: |
| mm | 1.60 | $0^{\circ}-7^{\circ}$ |

* does not include dambar protrusion of 0.08 max. per side

| UNIT | A | A1 | A2 | aaa | b | Bd | c | CO | D | D1 | E | E1 | e | L | L1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | $\begin{aligned} & 2.45 \\ & \max \end{aligned}$ | $\begin{aligned} & 0.25 \\ & 0.00 \end{aligned}$ | $\begin{aligned} & 2.2 \\ & 1.8 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.40 \\ & 0.22 \end{aligned}$ | 0.13 | $\begin{aligned} & 0.23 \\ & 0.11 \end{aligned}$ | 0.10 | 17.2 | 14.0 | 17.2 | 14.0 | 0.65 | $\begin{aligned} & 1.03 \\ & 0.73 \end{aligned}$ | 0.25 |


| JEDEC STANDARD |  | ANSI | ISSUE DATE YY-MM-DD | DRAWING-NO. | SPZG-NO. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ISSUE | ITEM NO. |  |  |  |  |
| B | MS-022 |  | 03-05-08 | 06626.0001.4 | SPZG001026_001_01 |

Fig. 4-1:
PMQFP80-1: Plastic Metric Quad Flat Package, 80 leads, $14 \times 14 \times 2 \mathrm{~mm}^{3}$
Ordering code: VK
Weight approximately 0.96 g
4.2. Pin Connections and Short Descriptions for VSP 9402 and VSP 94121)
${ }^{1)}$ For VSP 9412, the pin connections differ for pins: $1,2,3,75,76,77,78,79,80$ (see Section 4.3. on page 109).

| Pin <br> No. | Pin Name | Type | Connection (If not used) | Short Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | VDDDACY | S/I |  | DAC (Y) |
| 2 | AYOUT | O/I |  | Y output |
| 3 | VSSDACY | S/I |  | DAC (Y) |
| 4 | VSSD2 | S |  | Supply voltage for digital (0 V digital) |
| 5 | VDDD2 | S |  | Supply voltage for digital (1.8 V digital) |
| 6 | SDA | I/O |  | $\mathrm{I}^{2} \mathrm{C}$-Bus data |
| 7 | TMS | I |  | Testmode select (Connected to vdd33) |
| 8 | 656VIN/BLANK ${ }^{1)}$ | I/O | Connect to Vss and disable blank | Separate V input for 656 / BLANK output |
| 9 | 656CLK | I/O | Leave open | Digital input / output clock |
| 10 | 656107 | I/O | Leave open | Digital input / output (MSB) |
| 11 | VSSP2 | S |  | Supply voltage for digital (0 V pad) |
| 12 | VDDP2 | S |  | Supply voltage for digital (3.3 V pad) |
| 13 | SCL | I |  | $\mathrm{I}^{2} \mathrm{C}$-Bus clk |
| 14 | $\mathrm{V}^{2}$ | I | Connect to Vss | Vertical pulse for RGB input |
| 15 | 656106 | I/O | Leave open | Digital input / output |
| 16 | 656 IO 5 | I/O | Leave open | Digital input / output |
| 17 | HOUT | 0 | Leave open | Horizontal output (Single or double scan, dependent on version) |
| 18 | $\mathrm{H} 50^{3)}$ | 0 | Leave open | Hout 50 Hz (with skew) |
| 19 | ADR / TDI | I |  | $\mathrm{I}^{2} \mathrm{C}$ address / test data in |
| 20 | V50 ${ }^{4}$ | 0 | Leave open | Vout 50 Hz |
| 21 | 656IO4 | I/O | Leave open | Digital input / output |
| 22 | 656103 | I/O | Leave open | Digital input / output |
| 23 | VOUT | O | Leave open | Vertical output (Single or double scan, dependent on version) |
| 24 | RESET | I |  | Reset input (Reset when low) |
| 25 | VDDP3 | S |  | Supply voltage for digital (0 V pad) |
| 26 | VSSP3 | S |  | Supply voltage for digital (3.3 V pad) |


| Pin <br> No. | Pin Name | Type | Connection (If not used) | Short Description |
| :---: | :---: | :---: | :---: | :---: |
| 27 | CLKOUT | 0 | Leave open | Output clock (27 MHz nom.) |
| 28 | VDDD3 | S |  | Supply voltage for DRAM (1.8 V digital) |
| 29 | VSSD3 | S |  | Supply voltage for digital (0 V digital) |
| 30 | 6561O2 | I/O | Leave open | Digital input / output |
| 31 | 656101 | I/O | Leave open | Digital input / output |
| 32 | 656100 | I/O | Leave open | Digital input / output (LSB) |
| 33 | VSSD4 | S |  | Supply voltage for digital ( 0 V digital) |
| 34 | VDDD4 | S |  | Supply voltage for digital 1.8 V digital |
| 35 | VDDAFBL | S |  | Supply voltage for FBL (1.8 V) |
| 36 | VSSAFBL | S |  | Supply voltage for FBL (0 V) |
| 37 | FBL1 | I | Connect to Vss | Fast Blank input 1 (H1) (Analog input) |
| 38 | FBL2 | I | Connect to Vss | Fast Blank input 2 (H2) (Analog input) |
| 39 | RIN1 | I | Connect to Vss | R or V in1 (Analog input) |
| 40 | GIN1 | I | Connect to Vss | G or Y in1 (Analog input) |
| 41 | BIN1 | I | Connect to Vss | $B$ of $U$ in1 (Analog input) |
| 42 | VDDARGB | S |  | Supply voltage for RGB (1.8 V) |
| 43 | VSSARGB | S |  | Supply voltage for RGB ( 0 V ) |
| 44 | VDD33RGB | S |  | Supply voltage RGB (3.3 V) |
| 45 | VSS33RGB | S |  | Supply voltage RGB (0 V) |
| 46 | RIN2 | I | Connect to Vss | R or V in2 (Analog input) |
| 47 | GIN2 | I | Connect to Vss | G or Y in2 (Analog input) |
| 48 | BIN2 | I | Connect to vss | B of $U$ in2 (Analog inpu) |
| 49 | VSSD5 ${ }^{5}$ | S | Connect to Vss | Supply voltage for digital (0 V) |
| 50 | VDDAC1 | S |  | Supply voltage CVBS1 (1.8 V) |
| 51 | VSSAC1 | S |  | Supply voltage CVBS1 (0 V) |
| 52 | CVBS1 | I | Connect to Vss | CVBS input (Analog input) |


| Pin No. | Pin Name | Type | Connection (If not used) | Short Description |
| :---: | :---: | :---: | :---: | :---: |
| 53 | CVBS2 | I | Connect to Vss | CVBS input (Analog input) |
| 54 | CVBS3 | I | Connect to Vss | CVBS input (Analog input) |
| 55 | CVBS4 | I | $\begin{aligned} & \text { Connect to } \\ & \text { Vss } \end{aligned}$ | CVBS input or Y1 (Analog input) |
| 56 | CVBS5 | I | Connect to Vss | CVBS input or C1 (Analog input) |
| 57 | CVBS6 | I | Connect to Vss | CVBS input or Y2 (Analog input) |
| 58 | CVBS7 | I | Connect to Vss | CVBS input or C2 (Analog input) |
| 59 | VDD33C | S |  | Supply voltage CVBS (3.3 V) |
| 60 | VSS33C | S |  | Supply voltage CVBS (0 V) |
| 61 | CVBSO3 | 0 | Leave open | CVBS output 3 (Analog output) |
| 62 | CVBSO2 | 0 | Leave open | CVBS output 2 (Analog output) |
| 63 | CVBSO1 | 0 | Leave open | CVBS output 1 (Analog output) |
| 64 | VDDAC2 | S |  | Supply voltage CVBS2 (1.8 V) |
| 65 | VSSAC2 | S |  | Supply voltage CVBS2 (0 V) |
| 66 | VDDD1 | S |  | Supply voltage for digital (1.8 V digital) |
| 67 | VSSD1 | S |  | Supply voltage for digital (0 V digital) |
| 68 | VDDAPLL | S |  | Supply voltage for PLL (1.8 V) |
| 69 | XOUT | 0 |  | Crystal connection 2 |
| 70 | XIN | 1 |  | Crystal connection 1 |
| 71 | TCLK | I |  | Testclock |
| 72 | VDDP1 | S |  | Supply voltage for digital ( 3.3 V pad) |
| 73 | VSSP1 | S |  | Supply voltage for digital ( $0 \vee \mathrm{pad}$ ) |
| 74 | 656HIN/CLKF20 | I/O | Connect to Vss and disable clock | Separate H input for 656 / 20.25 clock output |
| 75 | VDDDACV | S/I | Leave open | DAC (V) (27 MHz nom.) |
| 76 | AVOUT | O/I | Leave open | V output |
| 77 | VSSDACV | S/I | Leave open | DAC (V) |
| 78 | VDDDACU | S/I |  | DAC (U) |
| 79 | AUOUT | O/I |  | U output |


| Pin <br> No. | Pin Name | Type | Connection <br> (If not used) | Short Description |
| :--- | :--- | :--- | :--- | :--- |
| 80 | VSSDACU | S/I |  | DAC (U) |
| 1) |  |  |  |  |
| In VSP 9402, A31 (and higher) and in VSP 94xxA/B/C, this pin is shared by 656vin and blank. |  |  |  |  |
| 2) In VSP 94xxB and VSP 94xxC, this pin is shared by vand intr (C800 controller output). |  |  |  |  |
| 3) In VSP 94xxB and VSP 94xxC, this pin is shared by h50 and irq (Data-slicer-interrupt). |  |  |  |  |
| 4) In VSP 94xxB and VSP 94xxC, this pin is shared by v50 and blank. |  |  |  |  |
| 5) This pin is not used and not bonded in VSP 9402A. The use of this pin in VSP 94xxB/C will be V VS . |  |  |  |  |
| For upgradability, it is recommended to not leave this pin open. |  |  |  |  |

4.3. Differing Pin Connections and Short Descriptions for VSP 9412

| Pin No. | Pin Name | Type | Connection (If not used) | Short Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 165615 | S/I | Leave open | 656 input |
| 2 | 165616 | O/I |  | 656 input |
| 3 | 165617 | S/I |  | 656 input (MSB) |
| 75 | I656ICLK | S/I |  | 656 input clock |
| 76 | 165610 | O/I |  | 656 input (LBS) |
| 77 | 165611 | S/I |  | 656 input |
| 78 | 165612 | S/I |  | 656 input |
| 79 | 165613 | O/I |  | 656 input |
| 80 | 165614 | S/l |  | 656 input |

### 4.4. Pin Configurations



Fig. 4-2: PMQFP80-1 Package (Version VSP 9402A)


Fig. 4-3: PMQFP80-1 Package (Version VSP 9412A)

### 4.5. Pin Circuits



Fig. 4-4: Supply Pins (Ground): VSSDACY, VSSDACU, VSSDACV, VSS33C, VSS33RGB, VSSP1, VSSP2, VSSP3


Fig. 4-5: Supply Pins (Power 3.3 V): VDDDACY, VDDDACU, VDDACV, VDD33C, VDD33RGB, VDDP1, VDDP2, VDDP3


Fig. 4-6: Input/Output Pins (Crystal connection): XIN, XOUT


Fig. 4-7: Supply Pins (Power 1.8 V and Ground): VDDAC1, VSSAC1, VDDAC2, VSSAC2, VDDARGB,VSSARGB, VDDAFBL, VSSAFBL, VDDAPLL, VDDD1, VSSS1, VDDD2, VSSS2, VDDD3, VSSS3, VDDD4, VSSS4


Fig. 4-8: Digital Output Pins: H50, V50, CLKOUT, HOUT, VOUT


Fig. 4-9: Digital Input Pins: V, TMS, ADR/TDI, RESET


Fig. 4-10: $I^{2} \mathrm{C}$ bus Pins: SDA, SCL


Fig. 4-11: Digital Input/Output Pins: 656IOX,656CLK, 656HIN/CLKF20, 656VIN/BLANK


Fig. 4-12: Analog Output Pins: AYOUT, AUOUT, AVOUT


Fig. 4-13: Analog Input Pins: RIN1, RIN2, GIN1, GIN2, BIN1, BIN2, FBL1, FBL2, CVBS1...CVBS7 (if cvbsx is connected to any ADC)


Fig. 4-14: Analog Input Pins: CVBS1...CVBS7 (if cvbsx is not connected to any ADC)


Fig. 4-15: Analog Output Pins: CVBSO1...CVBSO3

### 4.6. Electrical Characteristics

## Abbreviations

tbd = to be defined
vacant= not applicable
positive current values means current flowing into the chip

### 4.6.1. Absolute Maximum Ratings

Stresses beyond those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operations of the device at these conditions in not implied Exposure to absolute maximum rating conditions for extended periods will affect device reliability.

This device contains circuitry to protect the inputs and outputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than absolute maximum-rated voltages to this high-impedance circuit.

All voltages listed are referenced to ground except where noted.
All GND pins must be connected to a low-resistive ground plane close to the IC.

Table 4-1: Absolute Maximum Ratings

| Symbol | Parameter | Pin Name | Limit Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| $\mathrm{T}_{\mathrm{A}}{ }^{1)}$ | Ambient Temperature PMQFP80-1 |  | -10 | $70^{2)}$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{C}}$ | Case Temperature PMQFP80-1 |  | -10 | 105 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{S}}$ | Storage Temperature |  | -65 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {MAX }}$ | Maximum Power Dissipation ${ }^{3)}$ PMQFP80-1 |  |  | 1500 | mW |
| $\mathrm{V}_{\mathrm{DD} 1}$ | Supply Voltages1 | VDDDx, <br> VDDAFBL <br> VDDARGB <br> VDDAC1 <br> VDDAC2 <br> VDDAPLL | -0.3 | $2^{4) 5)}$ | V |
| $L_{\text {DD2 }}$ | Supply Voltages2 | VDDPx, <br> VDD33C, <br> VDD33RGB, <br> VDDACU, <br> VDDACV | -0.3 | $3.6^{4)} 5$ | V |
| $\Delta \mathrm{V}_{\text {SUP }}$ | Internally Conected Power Supplies have to be connected externally with an impedance of less than $0.05 \Omega$ | Groups of internally conected power supply pins: \{VSSDx, VSSPx\}, \{VDDDx\}, \{VDDPx\}, <br> \{VDDACU/V\} |  |  | V |

Table 4-1: Absolute Maximum Ratings

| Symbol | Parameter | Pin Name | Limit Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| $\Delta \mathrm{V}_{\text {SUP }}$ | Voltage Differences between not internally connected supply pins of the same nominal supply voltage | Groups of independant grounds: <br> \{VSSDx; <br> VSSPx $\}$, <br> \{VSSARGB, <br> VSSAFBL, <br> VSS33RGB\}, <br> \{VSSAC1, <br> VSSAC2, <br> VSS33C\}, <br> \{VSSDACx\}, <br> Groups of independant 1.8 V supply voltages: \{VDDDx\}, <br> \{VDDAC1, <br> VDDAC2\}, <br> \{VDDARGB, <br> VDDAFBL\}, <br> \{VDDAPLL\} <br> Groups of independant 3.3 V <br> supply voltages \{VDDPx\}, <br> \{VDDACU/V\}, <br> \{VDD33C\}, <br> \{VDD33RGB\} | -0.3 | 0.3 | V |
| $V_{1}$ | Input Voltage ${ }^{\text {2) }}$ | All input pins with reference to their relevant VDD | -0.3 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| I_low | Input Current at 0.4 V | All digital inputs with pull-up | 55 | 157 | $\mu \mathrm{A}$ |
| I_high | Input Current at 2.4 V | All digital inputs with pull-down | 57 | 230 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage ${ }^{3)}$ | All output pins with reference to their relevant VDD | -0.3 | $\mathrm{V}_{\mathrm{DD} 2}+0.3$ | V |
| IO_low (I2C) | Output Sink Current (at 0.4 V) | $\mathrm{I}^{2} \mathrm{C}$ pads | 10.3 | 36 | mA |
| IO_high(I2C) | Output Source Current (at 2.4 V) | $I^{2} \mathrm{C}$ pads |  | (open drain) | mA |
| IO_low | Output Sink Current (at 0.4 V) | Digital outputs | 30.1 | 58.8 | mA |

Table 4-1: Absolute Maximum Ratings

| Symbol | Parameter | Pin Name | Limit Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| lo_high | Output Source Current (at 2.4 V ) | Digital outputs | 31.7 | 97.1 | mA |
| ${ }^{1)}$ Measured on Micronas typical 2-layer (1s1p) board based on JESD - 51.2 Standard with maximum power consumption allowed for this package <br> ${ }^{2)}$ A power-optimized board layout is recommended. The case temperature mentioned in the "Absolute Maximum Ratings" must not be exceeded at worst case conditions of the application. <br> 3) Package limit <br> ${ }^{4)} \mathrm{V}_{\mathrm{DD} 2}$ (3.3 V nom.) must always be higher than $\mathrm{V}_{\mathrm{DD} 1}(1.8 \mathrm{~V}$ nom.) -0.3 V (even during power-up) <br> ${ }^{5)}$ The deviation among all $V_{D D 1}$ or $V_{D D 2}$ supplies may never exceed 0.3 V . |  |  |  |  |  |

### 4.6.2. Recommended Operating Conditions

Functional operation of the device beyond those indicated in the "Recommended Operating Conditions/Characteristics" is not implied and may result in unpredictable behaivior, reduce reliability and lifetime of the device.

All voltage listed are referenced to ground except where noted.
Do not insert the device into a live socket. Instead, apply power by switching on the external power supply.

| Symbol | Parameter | Pin Name | Limit Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Operating Temperature PMQFP80-1 |  | 0 | 25 | $70^{1)}$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{C}}$ | Case Operating Temperature PMQFP80-1 |  |  | 35 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {MAX }}$ | Maximum Power Dissipation PMQFP80-1 |  |  |  | 700 | mW |
| $\mathrm{V}_{\text {DDxx }}$ | Supply voltages (3.3 V) | VDDP1, <br> VDDP2, <br> VDDP3, <br> VDDACY, <br> VDDACU, <br> VDDACV, <br> VDD33C, <br> VDD33RGB | 3.14 | 3.3 | 3.47 | V |
| $\mathrm{V}_{\text {DDxx }}$ | Supply voltages (1.8 V) | VDDAC1, <br> VDDAC2, <br> VDDARGB, <br> VDDAFBL, <br> VDDAPLL; <br> VDDD1; <br> VDDD2;VDDD3; <br> VDDD4 | 1.71 | 1.8 | 1.89 | V |
| $V_{\text {in,L }}$ | Input voltage low | TMS, ADR/TDI, V, TCLK, RESET, 656VIN/BLANK, 656HIN/, 656IOX, 656CLK, I656IX, I656ICLK |  |  | 1.0 | V |
| $\mathrm{V}_{\text {in, } \mathrm{H}}$ | Input voltage high |  | 1.7 |  |  | V |
| $t_{\text {RES }}$ | Active time reset | RESET | 1.3 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{R}_{\mathrm{L}}$ | Load resistance | AYOUT, AUOUT, AVOUT | 10 |  |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\mathrm{L}}$ | Load capacitance |  | tbd |  |  | pF |


| Symbol | Parameter | Pin Name | Limit Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{i}, \mathrm{CVBS}}$ | Analog CVBS input voltage | CVBS1, <br> CVBS2, <br> CVBS3, <br> CVBS4, <br> CVBS5, <br> CVBS6, <br> CVBS7, <br> RIN1, RIN2, <br> GIN1, GIN2, <br> BIN1, BIN2, <br> FBL1, FBL2 | 0.6 | 1.2 | 1.8 | V |
| $V_{i, R G B}$ | Analog RGB input voltage |  | 0.5 | 1.2 | 1.5 | V |
| $V_{i, F B L}$ | Analog FBL input voltage |  | 0.5 | 1.2 | 1.5 | V |
|  | Analog chroma input voltage (burst) |  |  | 0.3 |  | V |
|  | Input coupling capacitors CVBS |  |  | 100 |  | nF |
|  | Input coupling capacitors RGB/FBL |  |  | 47 |  | nF |
|  | Source resistance |  |  | 0.1 |  | $\mathrm{k} \Omega$ |

## Crystal Specification

| $\mathrm{f}_{\text {xtal }}$ | Frequency (fundamental) ${ }^{3}$ | $\begin{aligned} & \text { XIN, } \\ & \text { XOUT } \end{aligned}$ | 20.248 | 20.25 | 20.252 | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta f_{\text {max }} / f_{\text {xtal }}$ | Maximum permissible frequency deviation ${ }^{3}$ ) |  | -100 |  | 100 | ppm |
| $\Delta f / f_{\text {xtal }}$ | Recommended permissible frequency deviation ${ }^{4)}$ |  | -40 | 0 | 40 | ppm |
| $\mathrm{C}_{\mathrm{L}}$ | Load capacitance |  |  | 13 |  | pF |
| $\mathrm{R}_{S}$ | Series resistance |  |  | tbd | 25 | W |
| $\mathrm{C}_{1}$ | Motional capacitance |  | 20 |  | 30 | fF |
| $\mathrm{C}_{0}$ | Parallel capacitance |  |  | 7 |  | pF |
| $\mathrm{C}_{\text {L,EXT }}$ | External load capacitance to ground |  |  | 13 |  | pF |

[^1]
### 4.6.3. Characteristics

> For Min./Max. values: $\quad$ at $T_{A}=0$ to $70^{\circ} \mathrm{C}$,
> $\mathrm{f}_{\text {CLOCK }}=20.25 \mathrm{MHz}$,
> $\mathrm{V}_{\text {SUP3.3V }}=3.14$ to 3.47 V ,
> $V_{\text {SUP } 1.8 \mathrm{~V}}=1.71$ to 1.89 V
> For typical values:
> at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$,
> $\mathrm{f}_{\text {CLOCK }}=20.25 \mathrm{MHz}$,
> $V_{\text {SUP3. } 3 \mathrm{~V}}=3.14$ to 3.47 V ,
> $\mathrm{V}_{\text {SUP } 1.8 \mathrm{~V}}=1.71$ to 1.89 V

### 4.6.3.1. General Characteristics

| Symbol | Parameter | Pin Name | Llmit Values |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| ${ }^{\text {I D D }}$ tot 1.8 V | Average total supply current |  |  | 220 |  | mA |  |
| ${ }^{\text {I D D }}$ (ot 3.3 V | Average total supply current |  |  | 65 |  | mA |  |
| $\begin{aligned} & \text { IDDPD } \\ & 1.8 \mathrm{~V} \end{aligned}$ | Average supply current in power-down-mode |  |  | 74 |  | mA | STANDBY= '10' |
| $\begin{aligned} & \text { IDDPD } \\ & 3.3 \mathrm{v} \end{aligned}$ | Average supply current in power-down-mode |  |  | 36 |  | mA | STANDBY= '10' |
| $\mathrm{P}_{\text {tot }}$ | Total power dissipation |  |  | 0.61 | 0.8 | W |  |
| $\mathrm{P}_{\text {totPD }}$ | Total power dissipation in power-down-mode |  |  | 0.27 |  | W | STANDBY= '10' |

Digital Inputs

| $\mathrm{Cl}_{1}$ | Input capacitance | TMS, ADR/TDI, <br> V, TCLK, <br> RESET, <br> 656VIN/ <br> BLANK, <br> 656HIN/, <br> 6561OX, <br> 656CLK, <br> 16561X, <br> I656ICLK |  | 7 |  | pF |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Input leakage current |  | -10 |  | 10 | $\mu \mathrm{A}$ | Incl. leakage current of SDA output stage |

## Digital Outputs

| $\mathrm{V}_{\mathrm{OH}}$ | Output voltage high | H50, V50, CLKOUT, HOUT, VOUT | 2.5 |  | $\mathrm{V}_{\mathrm{dd} 2}$ | V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Output voltage low |  |  |  | 0.6 | V |  |
| $\mathrm{I}_{\mathrm{OH}}$ | Output current high |  |  |  |  | mA |  |
| $\mathrm{I}_{\text {OL }}$ | Output current low |  |  |  |  | mA |  |
| Clock Outputs |  |  |  |  |  |  |  |
| t | CLKOUT cycle time | CLKOUT |  | 37 |  | ns |  |
|  | CLKOUT duty cycle |  | 40 |  | 60 | \% |  |
| t | 656CLK cycle time | 656CLK |  | 37 |  | ns |  |
|  | 656CLK duty cycle |  | 40 |  | 60 | \% |  |


| Symbol | Parameter | Pin Name | LImit Values |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Analog CVBS Front-end |  |  |  |  |  |  |  |
|  | Input leakage current | CVBS1, <br> CVBS2, <br> CVBS3, <br> CVBS4, <br> CVBS5, <br> CVBS6, <br> CVBS7 | -100 |  | 100 | nA | Clamping inactive |
| $\mathrm{Cl}_{1}$ | Input capacitance |  |  | 7 |  | pF |  |
|  | Input clamping error |  | -1 |  | 1 | LSB | Settled state |
| $\left\|\bar{l}_{\text {CLP }}\right\|$ | Input clamping current |  |  |  |  | $\mu \mathrm{A}$ | Dependent on clamping error |
| DNL | Differential nonlinearity |  | -0.5 |  | 0.5 | LSB | Nominal conditions |
| INL | Integral nonlinearity |  | -1 |  | 1 | LSB | Nominal conditions |
| CT | Crosstalk between CVBS inputs |  | -50 |  |  | dB | $\mathrm{f}_{\text {sig }}<5 \mathrm{MHz}$ |
| BW | Bandwidth |  | 7 |  |  | MHz | $-3 \mathrm{~dB}$ |
| $V_{\text {in }}$ | Input voltage |  | 0.6 | 1.2 | 1.8 | V |  |
| $\mathrm{A}_{\text {cvbso }}$ | CVBS output amplification | CVBSO1, <br> CVBSO2, <br> CVBSO3 | 0.9 |  | 1.1 |  |  |
| Analog RGBF Front-end |  |  |  |  |  |  |  |
|  | Input leakage current | RIN1, RIN2, BIN1, BIN2, GIN1, GIN2, FBL1, FBL2 | -100 |  | 100 | nA | Clamping inactive |
| $\mathrm{C}_{1}$ | CVBS input capacitance |  |  | 7 |  | pF |  |
|  | Input clamping error |  | -1 |  | 1 | LSB | Settled state |
| $\left\|\bar{I}_{\text {CLP }}\right\|$ | Input clamping current |  |  |  |  | $\mu \mathrm{A}$ | Dependent on clamping error |
| DNL | Differential nonlinearity |  | -0.5 |  | 0.5 | LSB | Nominal conditions |
| INL | Integral nonlinearity |  | -1 |  | 1 | LSB | Nominal conditions |
| CT | Crosstalk between RGB inputs |  | -50 |  |  | dB |  |
| BW | Bandwidth |  | 10 |  |  | MHz | $-3 \mathrm{~dB}$ |
| $V_{\text {in }}$ | Input voltage |  | 0.5 | 1.2 | 1.5 | V |  |
| Digital To Analog Converters |  |  |  |  |  |  |  |
| DNL | Differential nonlinearity | AUOUT, AUOUT, AVOUT | -1 |  | 1 | LSB | Nominal conditions |
| INL | Integral nonlinearity |  | -2 |  | 2 | LSB | Nominal conditions |
| $\mathrm{U}_{\mathrm{OL}}$ | Full range output voltage |  |  | 0.4 |  | V | Nominal conditions PKLY/ $\mathrm{U} / \mathrm{V}=\mathrm{min}$ |
| $\mathrm{U}_{\mathrm{OH}}$ | Full range output voltage |  |  | 1.9 |  | V | Nominal conditions PKLY/ $\mathrm{U} / \mathrm{V}=\mathrm{max}$ |
|  | Output matching |  | -3 |  | 3 | \% |  |


| Symbol | Parameter | Pin Name | LImit Values |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Color Decoder/Synchronization and Luminance Processing |  |  |  |  |  |  |  |
| $\Delta f_{H f}$ | Horizontal PLL pull-in-range |  |  | $\pm 4.9$ |  | \% | Based on 15625 kHz |
|  | ACC range |  | -30 |  | +6 | dB |  |
|  | AGC range |  | -7.5 |  | +2 | dB |  |
| $\Delta f_{S C}$ | Chroma PLL pull-in-range |  |  | $\pm 500$ |  | Hz | Nominal crystal frequency |

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and the given supply voltage.

### 4.6.3.2. $1^{2} \mathrm{C}$ Bus Characteristics

| Symbol | Parameter | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fast $\mathrm{I}^{2} \mathrm{C}$ Bus (All Values are Referred to $\operatorname{Min}\left(\mathrm{V}_{\mathrm{IH}}\right)$ and $\operatorname{Max}\left(\mathrm{V}_{\mathrm{IL}}\right)$ ) |  |  |  |  |  |  |  |
| $\mathrm{C}_{\mathrm{b}}$ | Capacitive load/bus line | SDA/SCL |  |  | 400 | pF |  |
| $t_{R}, t_{F}$ | SDA/SCL rise/fall times |  | 20+\$ |  | 300 | ns | \$ $=0.1 \mathrm{C}_{\mathrm{b}} / \mathrm{pF}$ |
| $t_{\text {BUF }}$ | Inactive time before start of transmission |  | 1300 |  |  | ns |  |
| $\mathrm{f}_{\text {SCL }}$ | $I^{2} \mathrm{C}$ clock frequency | SCL | 0 |  | 400 | kHz |  |
| t LOW | SCL low time |  | 1300 |  |  | ns |  |
| $\mathrm{t}_{\text {HIGH }}$ | SCL high time |  | 600 |  |  | ns |  |
| tSU;STA | Set-up time start condition | SDA | 600 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{HD} \text {; STA }}$ | Hold time start condition |  | 600 |  |  | ns |  |
| $\mathrm{t}^{\text {SU; DAT }}$ | Set-up time DATA |  | 100 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{HD} \text {; DAT }}$ | Hold time DATA |  | 0 |  | 900 | ns |  |
| tsu;STO | Set-up time stop condition |  | 600 |  |  | ns |  |
| $\mathrm{I}^{2} \mathrm{C}$ Bus pins |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IHr}}$ | Threshold rise | SDA, SCL |  | 2.08 |  | V |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Threshold fall |  |  | 1.8 |  | V |  |



Fig. 4-16: $\left.\right|^{2} \mathrm{C}$ bus timing data


Fig. 4-17: Signal Flow 940x


Fig. 4-18: Signal flow 941x, 944x, 942x

## 5. Application Circuit



Fig. 5-1: VSP 9402A


Fig. 5-2: VSP 9412A

## | 5.1. Application Overview



Fig. 5-3: Application Overview with SDA 9380


Fig. 5-4: Application Overview with DDP 3315C/DDP 3316C

## 6. Data Sheet History

1. Preliminary Data Sheet: "VSP 94x2A-B13/B14

Powerful Scan-Rate Converter including Multistandard Color Decoder", July 26, 2002, 6251-552-4PD. Fourth release of the preliminary data sheet. Mayor changes:

- New $\mathrm{I}^{2} \mathrm{C}$ registers added

2. Data Sheet: "VSP 94x2A-B13/B14

Powerful Scan-Rate Converter including Multistandard Color Decoder", Aug. 16, 2004, 6251-552-1DS. First release of the data sheet. Major changes:

- Version VSP 9432A and VSP 9442A omitted
- Section 4. Specification updated
- Application diagrams updated
- Subadress 7Bh updated

Micronas GmbH
Hans-Bunte-Strasse 19
D-79108 Freiburg (Germany)
P.O. Box 840

D-79008 Freiburg (Germany)
Tel. +49-761-517-0
Fax +49-761-517-2174
E-mail: docservice @micronas.com
Internet: www.micronas.com

Printed in Germany
Order No. 6251-552-1DS

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use.
Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes.
No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.


[^0]:    * PAL B is representative for PAL $B / G / \mathrm{H} / / / \mathrm{N}$
    $\dagger$ PAL60 and NTSC44 are nonstandard signals which are generated by some VCR or DVD player

[^1]:    ${ }^{1)}$ A power-optimized board layout is recommended. The Case Operating Temperature mentioned in the Recommended Operating Conditions must not be exceeded at worst case conditions of the application
    ${ }^{2)} P_{\text {MAX }}$ variation: User-determined by application circuit for I/O's
    ${ }^{3)}$ Values outside this range may cause color decoding failures.
    ${ }^{4)}$ After (subcarrier) adjustment // including temperature and aging deviations

