



Integrated TFT Panel Power Supply with Gate Modulation and VCOM

Preliminary Technical Data

ADD8733

FEATURES

Step-up switching regulator with 3 A switch current limit

8 V to 16.5 V input voltage range

Adjustable output voltage up to 20 V

1.2 A series switch for power sequencing

Ovvoltage protection (OVP)

Step-down switching regulator with 3 A switch current limit

8 V to 16.5 V input voltage range

Adjustable output voltage down to 2.5 V

Gate pulse modulator circuitry

Independently adjustable delay and falling slope

Positive charge-pump regulator for VGH

Negative charge-pump regulator for VGL

Two VCOM amplifiers

General

Power supply sequencing

Thermal fault protection

650 kHz or 1.2 MHz PWM frequency

Soft start

Undervoltage lockout (UVLO)

48-lead RoHS compliant LFCSP


APPLICATIONS

TFT LCD panels for TVs and monitors

GENERAL DESCRIPTION

The ADD8733 is a 4-channel regulator with two VCOM amplifiers and gate pulse modulation (GPM) that provides all the necessary voltages for thin film transistor (TFT) liquid crystal displays (LCD). Included is a step-up regulator, a step-down regulator for digital logic, two VCOM amplifiers, two charge-pump regulators for VGH and VGL, and an integrated gate pulse modulator.

BLOCK DIAGRAM



05952-001

Figure 1.

By offering a complete power integration solution optimized for TFT LCD TVs and monitors, the ADD8733 helps to lower cost, simplify board design, and increase performance over existing solutions.

The ADD8733 is offered in a 48-lead RoHS compliant LFCSP and is specified over the industrial temperature range of -40°C to $+85^{\circ}\text{C}$.

Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2007 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features	1	VCOM Amplifier Specifications	6
Applications.....	1	General Specifications	6
Block Diagram	1	Absolute Maximum Ratings	7
General Description	1	ESD Caution.....	7
Specifications.....	3	Pin Configuration And Function Descriptions	8
Step-Up Switching Regulator Specifications.....	3	Timing Diagrams.....	10
Step-Down Regulator Specifications	4	Typical Application Circuit	12
Positive Charge-Pump Regulator Specifications.....	5	Land Pattern	13
Negative Charge-Pump Regulator Specifications	5	Outline Dimensions	14
Gate Pulse Modulator Specifications	5	Ordering Guide	14

SPECIFICATIONS

STEP-UP SWITCHING REGULATOR SPECIFICATIONS

$V_{VIN} = V_{SD_VIN} = 12\text{ V}$, $L_1 = 15\text{ }\mu\text{H}$, $T_A = 25^\circ\text{C}$, $f_{osc} = 650\text{ kHz}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
SUPPLY						
Input Voltage	V_{IN}		8.0		16.5	V
Maximum Duty Cycle				70		%
OUTPUT						
Output Voltage	V_{SU_OUT}		$V_{IN} + 1$		20	V
Load Regulation		$200\text{ mA} \leq I_{LOAD} \leq 800\text{ mA}, V_{SU_OUT} = 18\text{ V}$		1		%
Line Regulation		$I_{LOAD} = 500\text{ mA}, 8\text{ V} \leq V_{SD_VIN} \leq 16.5\text{ V}, V_{SU_OUT} = 18\text{ V}$		1		%
Overall Regulation		Line, load, temperature			± 3	%
Ovvoltage Protection	V_{SU_D}		19.5	20	20.5	V
REFERENCE						
FB Regulation Voltage	V_{SU_FB}				2.5	V
ERROR AMPLIFIER						
Transconductance	g_m				100	$\mu\text{A/V}$
Error Amplifier Open-Loop Voltage Gain	A_{VSU}				1000	V/V
Input Bias Current	I_B				100	nA
SWITCH						
On Resistance	$R_{DS\text{ (ON)}SU}$				100	$\text{m}\Omega$
Peak Current Limit	$I_{SUCLSET}$				3	A
OSCILLATOR						
Oscillator Frequency	f_{osc}	$FREQ = GND$ $FREQ = VSR_OUT^1$			650	kHz
					1200	kHz

¹ VSR_OUT pin provides a logic-high output of 5 V.

STEP-DOWN REGULATOR SPECIFICATIONS

$V_{VIN} = V_{SD_VIN} = 12$ V, $L_2 = 10 \mu H$, $T_A = 25^\circ C$, $f_{OSC} = 650$ kHz, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
SUPPLY						
Input Voltage	V_{SD_VIN}		8.0		16.5	V
Minimum Duty Cycle				15		%
OUTPUT						
Output Voltage	V_{STEP_DN}		2.5		5	V
Load Regulation		$500 \text{ mA} \leq I_{LOAD} \leq 1000 \text{ mA}, V_{STEP_DN} = 3.3 \text{ V}$		1		%
Line Regulation		$I_{LOAD} = 750 \text{ mA}, 8 \text{ V} \leq V_{SD_VIN} \leq 16.5 \text{ V}, V_{STEP_DN} = 3.3 \text{ V}$		1		%
Overall Regulation		Line, load, temperature			± 3	%
ERROR AMPLIFIER						
FB Regulation Voltage	V_{SD_FB}		2.5			V
FB Input Bias Current	I_{SD_FB}		TBD			nA
Error Amplifier Open-Loop Voltage Gain	A_{VSD}		TBD			V/V
COMP Output Current	I_{SD_COMP}		TBD			μA
SWITCH						
On Resistance	$R_{DS(ON)SD}$		100			$m\Omega$
Peak Current Limit	$I_{SDCLSET}$		3			A
OSCILLATOR						
Oscillator Frequency	f_{OSC}	FREQ = GND	650			kHz
		FREQ = VSR_OUT ¹	1200			kHz

¹ VSR_OUT pin provides a logic-high output of 5 V.

Preliminary Technical Data

ADD8733

POSITIVE CHARGE-PUMP REGULATOR SPECIFICATIONS

$V_{NPCT_SUP} = 12 \text{ V}$, $T_A = 25^\circ\text{C}$, $f_{osc} = 650 \text{ kHz}$, unless otherwise noted.

Table 3.

Parameter	Symbol	Min	Typ	Max	Unit
SUPPLY Supply Voltage	V_{NPCT_SUP}	8		20	V
OUTPUT Output Current	I_{VGH}		50		mA
REFERENCE FB Regulation Voltage	V_{NPCT_FB}		2.5		V

NEGATIVE CHARGE-PUMP REGULATOR SPECIFICATIONS

$V_{NPCT_SUP} = 12 \text{ V}$, $T_A = 25^\circ\text{C}$, $f_{osc} = 650 \text{ kHz}$, unless otherwise noted.

Table 4.

Parameter	Symbol	Min	Typ	Max	Unit
SUPPLY Supply Voltage	V_{NPCT_SUP}	8		20	V
OUTPUT Output Voltage Output Current	V_{GL} I_{VGL}	$(-V_{NPCT_SUP} + 3)$	70	-2	V mA
REFERENCE Reference Voltage FB Regulation Voltage	V_{NCP_REF} V_{NCP_FB}		2.5 0		V V

GATE PULSE MODULATOR SPECIFICATIONS

$V_{SD_VIN} = 12 \text{ V}$, $V_{GPM_H} = 28 \text{ V}$, $V_{GPM_L} = 12 \text{ V}^1$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 5.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS GPM_H Voltage GPM_H Input Current	V_{GPM_H} I_{GPM_H}	$GPM_FLK = GND$, $GPM_DPM = \text{logic high}$		$GPM_L + 6$ TBD	30	V μA
GPM_L Voltage GPM_L Input Current	V_{GPM_L} I_{GPM_L}	$GPM_FLK = GPM_DPM = \text{logic high}$	5		$GPM_H - 6$ TBD	V μA
CONTROL INPUT CHARACTERISTICS GPM_FLK Voltage Low GPM_FLK Voltage High GPM_FLK Input Current	V_{LOWFLK} $V_{HIGHFLK}$ I_{GPM_FLK}	$0.9 \text{ V} \leq GPM_FLK \leq 3.3 \text{ V}$		2.2 -1	0.8 +1	V μA
GPM_DPM Voltage Low GPM_DPM Voltage High GPM_DPM Input Current	V_{LOWDPM} $V_{HIGHDPM}$ I_{GPM_DPM}	$0.9 \text{ V} \leq V_{GPM_DPM} \leq 3.3 \text{ V}$		2.2 -1	0.8 +1	V μA
SWITCHING CHARACTERISTICS GPM_OUT Discharge Current	I_{GPM_OUT}	$RE = 400 \Omega$, $GPM_L = 12 \text{ V}$			30	mA
DELAY CHARACTERISTICS Delay Time	t_{DELAY}	$CE = 470 \text{ pF}$			TBD	μs

¹ Refer to Figure 6 in the Typical Application Circuit section.

VCOM AMPLIFIER SPECIFICATIONS

$V_{SU_S} = 12$ V, $VCx_POS = 6.0$ V, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 6.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}			TBD		mV
Noninverting Input Bias Current	I_B			50	300	nA
Input Voltage Range			2		$SU_S - 2$	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 2$ V to $(SU_S - 3)$ V		60		dB
OUTPUT CHARACTERISTICS						
Output Voltage Swing (High)	V_{OH}	Buffer, I_{VC_OUT} (source) = 100 μA			$SU_S - 0.08$	V
Output Voltage Swing (Low)	V_{OL}	Buffer, I_{VC_OUT} (sink) = 100 μA		30		mV
Output Current Limit	I_{OUT}				± 250	mA
POWER SUPPLY						
Supply Voltage	V_{SU_S}		8		20	V
Power Supply Rejection Ratio	PSRR	$7.5 \text{ V} \leq SU_S \leq 20.5 \text{ V}$	65	70		dB
Supply Current ¹	I_{SY}	No load, $VCx_POS = SU_S/2$		2		mA

¹ Supply current for one VCOM amplifier.

GENERAL SPECIFICATIONS

$V_{VIN} = V_{SD_VIN} = 12$ V, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 7.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
SUPPLY						
Applied Input Voltage (VIN)	V_{VIN}		8		16.5	V
UNDERVOLTAGE LOCKOUT						
Rising Input Voltage (VIN)	V_{UVLOR}	TBD		7.5		V
Falling Input Voltage (VIN)	V_{UVLOF}			7.2		V
THERMAL PROTECTION						
Thermal Shutdown		Rising temperature		145		$^\circ\text{C}$
Thermal Shutdown		Falling temperature		105		$^\circ\text{C}$
SERIES SWITCH						
On Resistance	$R_{DS\,(ON)SSW}$		200			$\text{m}\Omega$
Peak Current	I_{SSWPKC}			TBD		mA

ABSOLUTE MAXIMUM RATINGS

Table 8.

Parameter ¹	Rating
SD_VIN/SD_SW/SD_BS/SD_FB/SD_COMP to SU_PGND	TBD
NCP_REF/NCP_FB/NCP_DRV to NPCP_GND	TBD
PCP_FB/PCP_DRV/NPCP_SUP to NPCP_GND	TBD
GPM_FLK/GPM_CE/GPM_DPM to GND	TBD
GPM_RE/GPM_OUT/GPM_H/GPM_L to GND	TBD
VC1_POS/VC1_NEG/VC1_OUT/VC2_OUT/VC2_POS/VC2_NEG to VC1_GND	TBD
SU_SW/SU_D/SU_S/SU_FB/SU_COMP to SU_PGND	TBD
VGL_DLY/SU_DLY/SD_SS/SU_SS/VSR_OUT to GND	TBD
Voltage Between SU_PGND, NPCP_GND, and GND	± 0.5
Package Power Dissipation (P_D)	$(T_J \text{ max} - T_A)/\theta_{JA}$
Thermal Resistance for Exposed Pad Soldered to 4-Layer JEDEC PC Board (θ_{JA})	25.88°C/W
Maximum Junction Temperature (T_J)	125°C
Operating Temperature Range (T_A)	-40°C to +85°C
Storage Temperature Range (T_S)	-65°C to +150°C
Reflow Peak Temperature (20 sec to 40 sec)	250°C

¹ SU_PGND, VC1_GND, NPCP_GND, and GND are connected to a common ground connection.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device.
Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 9. Pin Function Descriptions

Pin No.	Mnemonic	Function	Description
1	VC1_POS	Input	VCOM Amplifier 1 Positive Input
2	VC1_OUT	Output	VCOM Amplifier 1 Output
3	GPM_L		Low Level Voltage for Gate Pulse Modulation
4	GPM_CE		Capacitor Programmable FLK to Falling Slope Delay
5	GPM_FLK	Input	Control Pin for Gate Pulse Modulation
6	GPM_DPM	Input	Control Pin for Gate Pulse Modulation (On/Off)
7	GPM_RE		Resistor Programmable Gate Pulse Modulation Falling Slope
8	GPM_OUT	Power Out	V_{GH} /Gate Pulse Modulation Output
9	GPM_H	Power In	High Level Voltage for Gate Pulse Modulation
10	PCP_FB	Input	Positive Charge Pump Feedback
11	NPCP_GND	GND	Positive and Negative Charge Pump Ground
12	PCP_DRV		Positive Charge Pump Capacitor Drive
13	NPCP_SUP	Power In	Positive and Negative Charge Pump Power In
14	NCP_DRV		Negative Charge Pump Capacitor Drive
15	GND	GND	Voltage Subregulator Ground Pin
16	NCP_FB	Input	Negative Charge Pump Feedback
17	NCP_REF		Negative Charge Pump Reference
18	VGL_DLY		Delay for Step-Down
19	SD_SS		Soft Start for Step-Down
20	SD_COMP		Step-Down Regulator Compensation
21	SD_FB	Input	Step-Down Regulator Feedback
22	SD_BS	Input	Step-Down Regulator Bootstrap Driver Power Input
23, 24	SD_SW		Step-Down Regulator Switch Node
25, 26	SD_VIN	Power In	Power VIN for Step-Down Regulator's High Side Switch
27	VSR_OUT		Voltage Subregulator Output Voltage
28	FREQ		Frequency Select
29	SU_DLY		Delay for Step-Up
30	SU_SS		Soft Start for Step-Up
31	SU_COMP		Step-Up Regulator Compensation

Preliminary Technical Data

ADD8733

Pin No.	Mnemonic	Function	Description
32	SU_EN		Step-Up Enable for Power Supply Sequencing
33	SD_EN		Step-Down Enable for Power Supply Sequencing
34	GND	GND	Ground Pin
35, 36	SU_PGND	GND	Ground Pin for Step-Up
37, 38	SU_SW		Step-Up Regulator Switch Node
39, 40	SU_D	Power In	Power In for Step-Up Regulator Power Supply Sequencing Switch
41	SU_FB	Input	Step-Up Regulator Feedback
42, 43	SU_S	Power Out	Output from Step-Up Regulator Power Supply Sequencing Switch
44	VC2_NEG	Input	VCOM Amplifier 2 Negative Input
45	VC2_POS	Input	VCOM Amplifier 2 Positive Input
46	VC2_OUT	Output	VCOM Amplifier 2 Output
47	VC1_GND	GND	Ground Pin for VCOM Amplifier 1
48	VC1_NEG	Input	VCOM Amplifier 1 Negative Input

TIMING DIAGRAMS




Figure 3. Timing Diagram for Gate Pulse Modulator




Figure 4. Timing Diagram for Power-Up Sequence 1

05952-004




Figure 5. Timing Diagram for Power-Up Sequence 2

05952-005

TYPICAL APPLICATION CIRCUIT





Figure 6. Typical Application Circuit with Component Variables, 650 kHz

05952-006


LAND PATTERN



05952-007

Figure 7. 48-Lead LFCSP (CP-48-1) Land Pattern

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VKDD-2

Figure 8. 48-Lead Lead Frame Chip Scale Package [LFCSP]

7 mm x 7 mm Body, Very Thin Quad

(CP-48-1)

Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADD8733ACPZ-REEL ¹	-40°C to +85°C	48-Lead LFCSP	CP-48-1

¹ Z = RoHS Compliant Part.

NOTES

NOTES