


## Features


- Organization: 8,192 words × 8 bits
- High speed
  - 8/10/12/15/20 ns address access time
  - 3/3/3/4/5 ns output enable access time
- Low power consumption
  - Active: 633 mW max (10 ns cycle)
  - Standby: 11 mW max, CMOS I/O
- Very low DC component in active power
- 2.0V data retention
- Equal access and cycle times
- Very fast 3 ns output enable access time
- Easy memory expansion with  $\overline{CE1}$ ,  $\overline{CE2}$ ,  $\overline{OE}$  inputs
- TTL-compatible, three-state I/O
- 28-pin JEDEC standard packages
- 300 mil PDIP and SOJ
- ESD protection  $\geq$  2000 volts
- Latch-up current  $\geq$  200 mA

SRAM

Logic block diagram



Pin arrangement



## Selection guide

	7C164-8	7C164-10	7C164-12	7C164-15	7C164-20	Unit
Maximum address access time	8	10	12	15	20	ns
Maximum output enable access time	3	3	3	4	5	ns
Maximum operating current	120	115	110	100	90	mA
Maximum CMOS standby current	2.0	2.0	2.0	2.0	2.0	mA



## Functional description

SRAM

The AS7C164 is a high performance CMOS 65,536-bit Static Random Access Memory (SRAM) organized as 8,192 words  $\times$  8 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times ( $t_{AA}$ ,  $t_{RC}$ ,  $t_{WC}$ ) of 8/ 10/ 12/ 15/ 20 ns with output enable access times ( $t_{OE}$ ) of 3/ 3/ 3/ 4/ 5 ns are ideal for high performance applications. Active high and low chip enables ( $\overline{CE1}$ ,  $CE2$ ) permit easy memory expansion with multiple-bank memory systems.

When  $\overline{CE1}$  is High or  $CE2$  is Low the device enters standby mode. The standard AS7C164 is guaranteed not to exceed 11.0 mW power consumption in standby mode, and typically requires only 250  $\mu$ W; it offers 2.0V data retention with maximum power of 120  $\mu$ W.

A write cycle is accomplished by asserting write enable ( $\overline{WE}$ ) and both chip enables ( $\overline{CE1}$ ,  $CE2$ ). Data on the input pins I/O0-I/O7 is written on the rising edge of  $\overline{WE}$  (write cycle 1) or the active-to-inactive edge of  $\overline{CE1}$  or  $CE2$  (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable ( $\overline{OE}$ ) or write enable ( $\overline{WE}$ ).

A read cycle is accomplished by asserting output enable ( $\overline{OE}$ ) and both chip enables ( $\overline{CE1}$ ,  $CE2$ ), with write enable ( $\overline{WE}$ ) High. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL-compatible, and operation is from a single 5V supply. The AS7C164 is packaged in all high volume industry standard packages.

## Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Voltage on any pin relative to GND	$V_t$	-0.5	+7.0	V
Power dissipation	$P_D$	-	1.0	W
Storage temperature (plastic)	$T_{stg}$	-55	+150	°C
Temperature under bias	$T_{bias}$	-10	+85	°C
DC output current	$I_{out}$	-	20	mA

NOTE Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Truth table

$\overline{CE1}$	$CE2$	$\overline{WE}$	$\overline{OE}$	Data	Mode
H	X	X	X	High Z	Standby ( $I_{SB}$ , $I_{SBI}$ )
X	L	X	X	High Z	Standby ( $I_{SB}$ , $I_{SBI}$ )
L	H	H	H	High Z	Output disable
L	H	H	L	$D_{out}$	Read
L	H	L	X	$D_{in}$	Write


Key: X = Don't Care, L = Low, H = High



## Recommended operating conditions

Applicable to all portions of this specification unless otherwise noted.

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	GND	0.0	0.0	0.0	V
Input voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> +1	V
	V <sub>IL</sub>	-0.5*	—	0.8	V
Ambient operating temperature	T <sub>a</sub>	0	—	70	

\* V<sub>IL</sub> min = -3.0V for pulse width less than t<sub>RC</sub>/2.

## DC operating characteristics

Parameter	Symbol	Test Conditions	-8		-10		-12		-15		-20		Unit
			Min	Max									
Input leakage current	I <sub>IL</sub>	V <sub>CC</sub> = Max, V <sub>in</sub> = GND to V <sub>CC</sub>	—	1	—	1	—	1	—	1	—	1	μA
Output leakage current	I <sub>LOL</sub>	CE1 = V <sub>IH</sub> or CE2 = V <sub>IL</sub> , V <sub>CC</sub> = Max, V <sub>out</sub> = GND to V <sub>CC</sub>	—	1	—	1	—	1	—	1	—	1	μA
Operating power supply current	I <sub>CC</sub>	CE1 = V <sub>IL</sub> , CE2 = V <sub>IH</sub> , f = f <sub>max</sub> , I <sub>out</sub> = 0 mA	—	120	—	115	—	110	—	100	—	90	mA
Standby power supply current	I <sub>SBI</sub>	I <sub>SB</sub> CE1 = V <sub>IH</sub> or CE2 = V <sub>IL</sub> , f = f <sub>max</sub> I <sub>SBI</sub> CE1 ≥ V <sub>CC</sub> -0.2V or CE2 ≤ 0.2V V <sub>in</sub> ≤ 0.2V or V <sub>in</sub> ≥ V <sub>CC</sub> -0.2V, f = 0	—	40	—	35	—	30	—	25	—	25	mA
Output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA, V <sub>CC</sub> = Min	—	0.4	—	0.4	—	0.4	—	0.4	—	0.4	V
	V <sub>OH</sub>	I <sub>OH</sub> = -4 mA, V <sub>CC</sub> = Min	2.4	—	2.4	—	2.4	—	2.4	—	2.4	—	V

## Capacitance

f = 1 MHz, T<sub>a</sub> = room temperature


Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C <sub>IN</sub>	A, CE1, CE2, WE, OE	V <sub>in</sub> = 0V	5	pF
I/O capacitance	C <sub>I/O</sub>	I/O	V <sub>in</sub> = V <sub>out</sub> = 0V	7	pF

## Key to switching waveforms

Rising input

Falling input

Undefined output/ don't care





## Read cycle

Parameter	Symbol	-8		-10		-12		-15		-20		Unit	Notes
		Min	Max										
Read cycle time	t <sub>RC</sub>	8	—	10	—	12	—	15	—	20	—	ns	
Address access time	t <sub>AA</sub>	—	8	—	10	—	12	—	15	—	20	ns	3
Chip enable ( $\overline{CE1}$ ) access time	t <sub>ACE1</sub>	—	8	—	10	—	12	—	15	—	20	ns	3, 12
Chip enable ( $CE2$ ) access time	t <sub>ACE2</sub>	—	8	—	10	—	12	—	15	—	20	ns	3, 12
Output enable ( $\overline{OE}$ ) access time	t <sub>OE</sub>	—	3	—	3	—	3	—	4	—	5	ns	
Output hold from address change	t <sub>OH</sub>	3	—	3	—	3	—	3	—	3	—	ns	5
$\overline{CE1}$ Low to output in low Z	t <sub>CLZ1</sub>	3	—	3	—	3	—	3	—	3	—	ns	4, 5, 12
$CE2$ High to output in low Z	t <sub>CLZ2</sub>	3	—	3	—	3	—	3	—	3	—	ns	4, 5, 12
$CE1$ High to output in high Z	t <sub>CHZ1</sub>	—	3	—	3	—	3	—	4	—	5	ns	4, 5, 12
$CE2$ Low to output in high Z	t <sub>CHZ2</sub>	—	3	—	3	—	3	—	4	—	5	ns	4, 5, 12
$\overline{OE}$ Low to output in low Z	t <sub>OLZ</sub>	0	—	0	—	0	—	0	—	0	—	ns	4, 5
$\overline{OE}$ High to output in high Z	t <sub>OHZ</sub>	—	3	—	3	—	3	—	4	—	5	ns	4, 5
Power up time	t <sub>PU</sub>	0	—	0	—	0	—	0	—	0	—	ns	4, 5, 12
Power down time	t <sub>PD</sub>	—	8	—	10	—	12	—	15	—	20	ns	4, 5, 12

Read waveform 1<sup>3, 6, 7, 9, 12</sup>




Address controlled


Read waveform 2<sup>3, 6, 8, 9, 12</sup> $\overline{CE1}$  and  $CE2$  controlled



## Write cycle

Parameter	Symbol	-8		-10		-12		-15		-20		Unit	Notes
		Min	Max										
Write cycle time	$t_{WC}$	8	—	10	—	12	—	15	—	20	—	ns	
Chip enable ( $CE_1$ ) to write end	$t_{CW1}$	7	—	8	—	9	—	10	—	12	—	ns	12
Chip enable ( $CE_2$ ) to write end	$t_{CW2}$	7	—	8	—	9	—	10	—	12	—	ns	12
Address setup to write end	$t_{AW}$	7	—	8	—	9	—	10	—	12	—	ns	
Address setup time	$t_{AS}$	0	—	0	—	0	—	0	—	0	—	ns	12
Write pulse width	$t_{WP}$	7	—	7	—	8	—	9	—	12	—	ns	
Address hold from write end	$t_{AH}$	0	—	0	—	0	—	0	—	0	—	ns	
Data valid to write end	$t_{DW}$	5	—	6	—	6	—	7	—	8	—	ns	
Data hold time	$t_{DH}$	0	—	0	—	0	—	0	—	0	—	ns	4, 5
Write enable to output in high Z	$t_{WZ}$	—	5	—	5	—	5	—	5	—	5	ns	4, 5
Output active from write end	$t_{OW}$	2	—	2	—	3	—	3	—	3	—	ns	4, 5

Write waveform 1<sup>10, 11, 12</sup> $\overline{WE}$  controlledWrite waveform 2<sup>10, 11, 12</sup> $\overline{CE}_1$  and  $CE_2$  controlled




## Data retention characteristics

Parameter	Symbol	Test conditions	Min	Max	Unit
V <sub>CC</sub> for data retention	V <sub>DR</sub>		2.0	—	V
Data retention current	I <sub>CDR</sub>	V <sub>CC</sub> = 2.0V CE1 ≥ V <sub>CC</sub> - 0.2V or CE2 ≤ 0.2V	—	60	µA
Chip enable to data retention time	t <sub>CDR</sub>		0	—	ns
Operation recovery time	t <sub>R</sub>		t <sub>RC</sub>	—	ns


SRAM

## Data retention waveform



## AC test conditions

- Output load: see Figure B,  
except for t<sub>CLZ</sub> and t<sub>CHZ</sub> see Figure C.
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 5 ns. See Figure A.
- Input and output timing reference levels: 1.5V.



## Notes

- 1 During V<sub>CC</sub> power-up, a pull-up resistor to V<sub>CC</sub> on CE1 is required to meet I<sub>SB</sub> specification.
- 2 This parameter is sampled and not 100% tested.
- 3 For test conditions, see *AC Test Conditions*, Figures A, B, C.
- 4 t<sub>CLZ</sub> and t<sub>CHZ</sub> are specified with CL = 5pF as in Figure C. Transition is measured ±500mV from steady-state voltage.
- 5 This parameter is guaranteed but not tested.
- 6 WE is High for read cycle.
- 7 CE1 and OE are Low and CE2 is High for read cycle.
- 8 Address valid prior to or coincident with CE1 transition Low and CE2 transition High.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 CE1 or WE must be High or CE2 Low during address transitions.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 CE1 and CE2 have identical timing.

Thevenin equivalent:















Figure B: Output load


\*including scope  
and jig capacitanceFigure C: Output load for t<sub>CLZ</sub>, t<sub>CHZ</sub>



## Typical DC and AC characteristics



SILICON



## AS7C164




### AS7C164 ordering codes

Package \ Access time	8 ns	10 ns	12 ns	15 ns	20 ns
Plastic DIP, 300 mil	-	AS7C164-10PC	AS7C164-12PC	AS7C164-15PC	AS7C164-20PC
Plastic SOJ, 300 mil	AS7C164-8JC	AS7C164-10JC	AS7C164-12JC	AS7C164-15JC	AS7C164-20JC

### AS7C164 part numbering system

AS7C	164	X	-XX	X	C
SRAM prefix	Device number	Blank = Standard power	Access time	Package code: P = PDIP 300 mil J = SOJ 300 mil	Commercial temperature range, 0°C to 70 °C




## Package diagrams

## Plastic dual in-line package (PDIP)

	20-pin 300 mil		28-pin 300 mil		32-pin 300 mil		32-pin 400 mil	
	Min	Max	Min	Max	Min	Max	Min	Max
A	-	0.175	-	0.175	-	0.180	-	0.200
A1	0.010	-	0.010	-	0.015	-	0.015	-
B	0.046	0.054	0.058	0.064	0.045	0.055	0.045	0.065
b	0.018	0.024	0.016	0.022	0.015	0.021	0.014	0.022
C	0.008	0.014	0.008	0.014	0.008	0.012	0.009	0.015
D	-	0.980	-	1.400	-	1.571	-	1.620
E	0.290	0.310	0.295	0.320	0.300	0.325	0.390	0.425
E1	0.263	0.293	0.278	0.298	0.280	0.295	0.340	0.390
e	0.100 BSC		0.100 BSC		0.100 BSC		0.100 BSC	
eA	0.310	0.350	0.330	0.370	0.330	0.370	0.430	0.470
L	0.110	0.130	0.120	0.140	0.110	0.142	0.118	0.162
$\alpha$	0°	15°	0°	15°	0°	15°	0°	15°
S	-	0.040	-	0.055	-	0.043	-	0.065

Dimensions in inches



## Plastic small outline J-bend (SOJ)

	20/26-pin 300 mil		28-pin 300 mil		32-pin 300 mil		28-pin 400 mil		32-pin 400 mil		36-pin 400 mil		40-pin 400 mil		42-pin 400 mil		44-pin 400 mil		
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
A	-	0.140	-	0.140	-	0.145	0.132	0.146	-	0.145	-	-	-	0.145	0.128	0.148	0.128	0.148	
A1	0.020	-	0.025	-	0.025	-	0.062	-	0.025	-	-	-	0.025	-	0.025	-	0.025	-	
A2	0.095	0.105	0.095	0.105	0.086	0.105	0.105	115	0.086	0.115	0.102 NOM	0.086	0.115	1.105	1.115	1.105	1.115		
B	0.025	0.032	0.028 TYP		0.026	0.032	0.024	0.032	0.026	0.032	-	0.032	0.026	0.032	0.026	0.032	0.026	0.032	
b	0.016	0.022	0.018 TYP		0.014	0.020	0.013	0.021	0.015	0.020	0.013	0.021	0.015	0.022	0.015	0.020	0.015	0.020	
c	0.008	0.014	0.010 TYP		0.006	0.013	0.005	0.012	0.007	0.013	-	-	0.007	0.014	0.007	0.013	0.007	0.013	
D	-	0.686	-	0.730	0.820	0.830	0.720	0.729	0.820	0.830	0.920	0.930	1.015	1.035	1.070	1.080	1.120	1.130	
E	0.327	0.347	0.327	0.347	0.330	0.340	0.430	0.440	0.435	0.445	0.350	0.390	0.435	0.445	0.370 NOM	0.370 NOM			
E1	0.295	0.305	0.295	0.305	0.292	0.305	0.395	0.405	0.395	0.405	0.400 NOM	0.395	0.405	0.395	0.405	0.395	0.405		
E2	0.245	0.285	0.245	0.285	0.250	0.275	0.354	0.378	0.360	0.380	0.435	0.445	0.348	0.390	0.435	0.445	0.435	0.445	
e	0.050 BSC		0.050 BSC		0.050 BSC		0.050 BSC		0.050 BSC		0.045	0.055	0.050 BSC		0.050 NOM		0.050 NOM		

Dimensions in inches

