

Jaguar 486SX/486DX/386DX

Chipset Specifications

Process technology used	1.0μ CMOS	Programmable wait states	Yes
CPU's supported	Intel 80486, 80486SX AMD Am386DX Am486DX Cyrix 486DLC	On chip cache controller	Yes
CPU speed supported	16/20/25/33/40/50 MHz	Support 8kx8 and 8kx9 Tag RAM	Yes
Coprocessor supported in 386 system (No external PALS required)	Intel 80387/ Cyrix/IIT/ULSI/ WEITEK/3167	Cache update scheme	Write back
Coprocessors supported in 486 system (No external PALS required)	WEITEK 4167	Cache organization	Direct mapped
AT clock generation	Async/Sync	Data cache size	32KB-512KB
Programmable AT bus clock	Yes	Non-cacheable support	Yes
Hardware/Software turbo switching	Yes	Each non-cacheable region size	512KB-32MB
Page Mode DRAM control	Yes	Zero wait state cache read hit	Yes
DRAM type supported	256K/1M/4M	Zero wait state cache write hit	Yes
Max physical memory	64MB	DRAM Burst mode support	Yes
Mixing DRAMS	Yes	External TTL component	12 ~ 15
Hidden refresh	Yes	SRAM Burst mode support	Yes
Shadow RAM range		2-1-1-1, 2-2-2-2, 3-1-1-1, 3-2-2-2	
maximum size/block size	256 KB/64KB	SRAM speed required @ 50MHz	20ns
Supported Local Bus	Yes	SRAM speed required @ 40MHz	20ns
PQFP package	184	SRAM speed required @ 33MHz	20ns
22cm x 22cm half baby AT board	Yes	SRAM speed required @ 25MHz	35ns
		Fast gate A20	Yes
		Fast reset	Yes

1900 McCarthy Boulevard, Suite 110
Milpitas, California 95035 USA
FAX (408) 432-8146 , Tel (408) 432-8147

ETEQ

Microsystems, Inc.