256 MB Registered SDRAM DIMM 32-Mword × 72-bit, 100 MHz Memory Bus, 2-Bank Module (36 pcs of 16 M × 4 Components) PC100 SDRAM

HITACHI

ADE-203-993 (Z) Preliminary, Rev. 0.0 Dec. 25, 1998

Description

The HB52R329E22 belongs to 8-byte DIMM (Dual In-line Memory Module) family, and has been developed as an optimized main memory solution for 8-byte processor applications. The HB52R329E22 is a $16M \times 72 \times 2$ -bank Synchronous Dynamic RAM Module, mounted 36 pieces of 64-Mbit SDRAM (HM5264405DTB) sealed in TCP package and 1 piece of PLL clock driver (2510), 3 pieces register driver (162835), 1 piece of inverter and 1 piece of serial EEPROM (2-kbit EEPROM) for Presence Detect (PD). An outline of the HB52R329E22 is 168-pin socket type package (dual lead out). Therefore, the HB52R329E22 makes high density mounting possible without surface mount technology. The HB52R329E22 provides common data inputs and outputs. Decoupling capacitors are mounted beside TCP on the module board.

Note: Do not push the cover or drop the modules in order to protect from mechanical defects, which would be electrical defects.

Features

• Fully compatible with : JEDEC standard outline registered 8-byte DIMM

: Intel PCB Reference design (Rev. 1.2)


- 168-pin socket type package (dual lead out)
 - Outline: 133.37 mm (length) × 38.10 mm (Height) × 4.80 mm (Thickness)
 - Lead pitch: 1.27 mm
- 3.3 V power supply
- Clock frequency: 100 MHz (max)
- LVTTL interface
- Data bus width: \times 72 ECC
- Single pulsed \overline{RAS}
- 4 Banks can operates simultaneously and independently
- · Burst read/write operation and burst read/single write operation capability
- Programmable burst length: 1/2/4/8/full page

- 2 variations of burst sequence
 - Sequential (BL = 1/2/4/8/full page)
 - Interleave (BL = 1/2/4/8)
- Programmable $\overline{\text{CE}}$ latency : 3/4 (HB52R329E22-A6D)
 - : 4 (HB52R329E22-B6D)
- Byte control by DQMB
- Refresh cycles: 4096 refresh cycles/64 ms
- 2 variations of refresh
 - Auto refresh
 - Self refresh
- Full page burst length capability
 - Sequential burst
 - Burst stop capability

Ordering Information

Туре No.	Frequency	CE latency	Package	Contact pad
HB52R329E22-A6D HB52R329E22-B6D	100 MHz 100 MHz	3/4 4	168-pin dual lead out socket type	Gold

Pin Arrangement



Pin No.	Pin name						
1	V _{ss}	43	V _{ss}	85	V _{ss}	127	V _{ss}
2	DQ0	44	NC	86	DQ32	128	CKE0
3	DQ1	45	S2	87	DQ33	129	<u>S3</u>
4	DQ2	46	DQMB2	88	DQ34	130	DQMB6
5	DQ3	47	DQMB3	89	DQ35	131	DQMB7
6	V _{cc}	48	NC	90	V _{cc}	132	NC
7	DQ4	49	V _{cc}	91	DQ36	133	V _{cc}
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	CB2	94	DQ39	136	CB6
11	DQ8	53	CB3	95	DQ40	137	CB7
12	V _{ss}	54	V _{ss}	96	V _{ss}	138	V _{ss}
13	DQ9	55	DQ16	97	DQ41	139	DQ48
14	DQ10	56	DQ17	98	DQ42	140	DQ49
15	DQ11	57	DQ18	99	DQ43	141	DQ50
16	DQ12	58	DQ19	100	DQ44	142	DQ51
17	DQ13	59	V _{cc}	101	DQ45	143	V _{cc}
18	V _{cc}	60	DQ20	102	V _{cc}	144	DQ52
19	DQ14	61	NC	103	DQ46	145	NC
20	DQ15	62	NC	104	DQ47	146	NC
21	CB0	63	NC	105	CB4	147	REGE
22	CB1	64	V _{ss}	106	CB5	148	V _{ss}
23	V _{ss}	65	DQ21	107	V _{ss}	149	DQ53
24	NC	66	DQ22	108	NC	150	DQ54
25	NC	67	DQ23	109	NC	151	DQ55
26	V _{cc}	68	V _{ss}	110	V _{cc}	152	V _{ss}

Pin No.	Pin name						
27	\overline{W}	69	DQ24	111	CE	153	DQ56
28	DQMB0	70	DQ25	112	DQMB4	154	DQ57
29	DQMB1	71	DQ26	113	DQMB5	155	DQ58
30	SO	72	DQ27	114	<u>S1</u>	156	DQ59
31	NC	73	V _{cc}	115	RE	157	V _{cc}
32	V _{ss}	74	DQ28	116	V _{ss}	158	DQ60
33	A0	75	DQ29	117	A1	159	DQ61
34	A2	76	DQ30	118	A3	160	DQ62
35	A4	77	DQ31	119	A5	161	DQ63
36	A6	78	V _{ss}	120	A7	162	V _{ss}
37	A8	79	CK2	121	A9	163	CK3
38	A10 (AP)	80	NC	122	A13 (BA0)	164	NC
39	A12 (BA1)	81	WP	123	A11	165	SA0
40	V _{cc}	82	SDA	124	V _{cc}	166	SA1
41	V _{cc}	83	SCL	125	CK1	167	SA2
42	CK0	84	V _{cc}	126	NC	168	V _{cc}

Pin Description

Pin name	Function
A0 to A11	Address input
	Row address A0 to A11
	Column address A0 to A9
A13/A12	Bank select address BA0/BA1
DQ0 to DQ63	Data input/output
CB0 to CB7	Check bit (Data input/output)
$\overline{S0}$ to $\overline{S3}$	Chip select input
RE	Row enable (RAS) input
CE	Column enable (CAS) input
W	Write enable input
DQMB0 to DQMB7	Byte data mask
CK0 to CK3	Clock input
CKE0	Clock enable input
WP	Write protect for serial PD
REGE*1	Register enable
SDA	Data input/output for serial PD
SCL	Clock input for serial PD
SA0 to SA2	Serial address input
V _{cc}	Primary positive power supply
V _{ss}	Ground
NC	No connection

Note: 1. REGE is the Register Enable pin which permits the DIMM to operate in "buffered" mode and "registered" mode. To conform to this specification, mother boards must pull this pin to high state ("registered" mode).

Serial PD Matrix^{*1}


Byte No.	Function described	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Hex value	Comments
0	Number of bytes used by module manufacturer	1	0	0	0	0	0	0	0	80	128
1	Total SPD memory size	0	0	0	0	1	0	0	0	08	256 byte
2	Memory type	0	0	0	0	0	1	0	0	04	SDRAM
3	Number of row addresses bits	0	0	0	0	1	1	0	0	0C	12
4	Number of column addresses bits	0	0	0	0	1	0	1	0	0A	10
5	Number of banks	0	0	0	0	0	0	1	0	02	2
6	Module data width	0	1	0	0	1	0	0	0	48	72 bit
7	Module data width (continued)	0	0	0	0	0	0	0	0	00	0 (+)
8	Module interface signal levels	0	0	0	0	0	0	0	1	01	LVTTL
9	SDRAM cycle time (highest CE latency) 10 ns	1	0	1	0	0	0	0	0	A0	CL = 3
10	SDRAM access from Clock (highest CE latency) 6 ns	0	1	1	0	0	0	0	0	60	*3
11	Module configuration type	0	0	0	0	0	0	1	0	02	ECC
12	Refresh rate/type	1	0	0	0	0	0	0	0	80	Normal (15.625 μs) Self refresh
13	SDRAM width	0	0	0	0	0	1	0	0	04	16M × 4
14	Error checking SDRAM width	0	0	0	0	0	1	0	0	04	× 4
15	SDRAM device attributes: minimum clock delay for back-to- back random column addresses	0	0	0	0	0	0	0	1	01	1 CLK
16	SDRAM device attributes: Burst lengths supported	1	0	0	0	1	1	1	1	8F	1, 2, 4, 8, full page
17	SDRAM device attributes: number of banks on SDRAM device	0	0	0	0	0	1	0	0	04	4
18	SDRAM device attributes: <u>CE</u> latency (-A6D)	0	0	0	0	0	1	1	0	06	2, 3
	(-B6D)	0	0	0	0	0	1	0	0	04	3
19	SDRAM device attributes: CS latency	0	0	0	0	0	0	0	1	01	0

21 S 22 S 23 S 24 S	SDRAM access from Clock 2nd highest CE latency) (-A6D) 6 ns	0 0 0 1 0 0 0 0	0 0 0 0 1 0 0	0 0 1 1 0 1 0 0	0 1 0 0 0 0 0 0 0	0 0 1 0 0 0 0 0	0 1 1 0 0 0 0	0 1 1 0 0 0 0	1 0 0 0 0 0 0	01 16 0E A0 00 60	0 Registered $V_{cc} \pm 10\%$ CL = 2 CL = 2
22 S G 23 S (2 24 S	SDRAM device attributes: General SDRAM cycle time 2nd highest CE latency) (-A6D) 10 ns (-B6D) Undefined SDRAM access from Clock 2nd highest CE latency) (-A6D) 6 ns (-B6D) Undefined SDRAM cycle time 3rd highest CE latency) Undefined	0 1 0 0 0 0	0 0 0 1 0	0 1 0 1 0	0 0 0 0	1 0 0 0 0	1 0 0 0	1 0 0 0	0 0 0 0 0 0	0E A0 00 60	V _{cc} ± 10% CL = 2
G 23 S (2 24 S	General SDRAM cycle time 2nd highest CE latency) (-A6D) 10 ns (-B6D) Undefined SDRAM access from Clock 2nd highest CE latency) (-A6D) 6 ns (-B6D) Undefined SDRAM cycle time 3rd highest CE latency) Undefined	1 0 0 0 0	0 0 1 0	1 0 1 0	0 0 0 0	0 0 0 0	0 0 0	0 0 0	0 0 0	A0 00 60	CL = 2
(2 24 S	2nd highest \overline{CE} latency) (-A6D) 10 ns (-B6D) Undefined SDRAM access from Clock 2nd highest \overline{CE} latency) (-A6D) 6 ns (-B6D) Undefined SDRAM cycle time 3rd highest \overline{CE} latency) Undefined	0 0 0 0	0 1 0	0 1 0	0 0	0 0	0	0	0	00 60	
-	SDRAM access from Clock 2nd highest CE latency) (-A6D) 6 ns (-B6D) Undefined SDRAM cycle time 3rd highest CE latency) Undefined	0 0 0	1 0	1 0	0	0	0	0	0	60	CL = 2
-	2nd highest CE latency) (-A6D) 6 ns (-B6D) Undefined SDRAM cycle time 3rd highest CE latency) Undefined	0	0	0	0	0					CL = 2
	SDRAM cycle time 3rd highest CE latency) Undefined	0		-		-	0	0	0	00	
	3rd highest CE latency) Undefined		0	0	0	~					
	SDRAM access from Clock					0	0	0	0	00	
	3rd highest CE latency) Undefined	0	0	0	0	0	0	0	0	00	
27 M	Inimum row precharge time	0	0	0	1	0	1	0	0	14	20 ns
28 R	Row active to row active min	0	0	0	1	0	1	0	0	14	20 ns
29 R	RE to CE delay min	0	0	0	1	0	1	0	0	14	20 ns
30 M	Inimum RE pulse width	0	0	1	1	0	0	1	0	32	50 ns
31 D	Density of each bank on module	0	0	1	0	0	0	0	0	20	2 bank 128M byte
	Address and command signal nput setup time	0	0	1	0	0	0	0	0	20	2 ns*3
	Address and command signal nput hold time	0	0	0	1	0	0	0	0	10	1 ns*3
34 D	Data signal input setup time	0	0	1	0	0	0	0	0	20	2 ns*3
35 D	Data signal input hold time	0	0	0	1	0	0	0	0	10	1 ns*3
36 to 61 S	Superset information	0	0	0	0	0	0	0	0	00	Future use
62 S	SPD data revision code	0	0	0	1	0	0	1	0	12	Rev. 1.2A
63 C	Checksum for bytes 0 to 62 (-A6D)	0	0	1	1	0	1	1	1	37	55
	(-B6D)	0	0	1	1	0	1	0	1	35	53
64 M	Manufacturer's JEDEC ID code	0	0	0	0	0	1	1	1	07	HITACHI
65 to 71 M	Manufacturer's JEDEC ID code	0	0	0	0	0	0	0	0	00	

Byte No.	Function described	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Hex value	Comments
72	Manufacturing location	х	×	×	×	×	×	×	×	XX	* ⁴ (ASCII- 8bit code)
73	Manufacturer's part number	0	1	0	0	1	0	0	0	48	Н
74	Manufacturer's part number	0	1	0	0	0	0	1	0	42	В
75	Manufacturer's part number	0	0	1	1	0	1	0	1	35	5
76	Manufacturer's part number	0	0	1	1	0	0	1	0	32	2
77	Manufacturer's part number	0	1	0	1	0	0	1	0	52	R
78	Manufacturer's part number	0	0	1	1	0	0	1	1	33	3
79	Manufacturer's part	0	0	1	1	0	0	1	0	32	2
80	Manufacturer's part number	0	0	1	1	1	0	0	1	39	9
81	Manufacturer's part number	0	1	0	0	0	1	0	1	45	E
82	Manufacturer's part number	0	0	1	1	0	0	1	0	32	2
83	Manufacturer's part number	0	0	1	1	0	0	1	0	32	2
84	Manufacturer's part number	0	0	1	0	1	1	0	1	2D	_
85	Manufacturer's part number (-A6D)	0	1	0	0	0	0	0	1	41	A
	(-B6D)	0	1	0	0	0	0	1	0	42	В
86	Manufacturer's part number	0	0	1	1	0	1	1	0	36	6
87	Manufacturer's part number	0	1	0	0	0	1	0	0	44	D
88	Manufacturer's part number	0	0	1	0	0	0	0	0	20	(Space)
89	Manufacturer's part number	0	0	1	0	0	0	0	0	20	(Space)
90	Manufacturer's part number	0	0	1	0	0	0	0	0	20	(Space)
91	Revision code	0	0	1	1	0	0	0	0	30	Initial
92	Revision code	0	0	1	0	0	0	0	0	20	(Space)
93	Manufacturing date	×	×	×	×	×	×	×	×	XX	Year code (BCD)* ⁵
94	Manufacturing date	×	×	×	×	×	×	×	×	XX	Week code (BCD) *5
95 to 98	Assembly serial number	*7									
99 to 125	Manufacturer specific data		_	_	_	_	_	_	_		*6
126	Intel specification frequency	0	1	1	0	0	1	0	0	64	100 MHz
127	Intel specification \overline{CE} # latency support (-A6D)	1	0	0	0	0	1	1	1	87	CL = 2, 3
	(-B6D)	1	0	0	0	0	1	0	1	85	CL = 3

- Notes: 1. All serial PD data are not protected. 0: Serial data, "driven Low", 1: Serial data, "driven High" These SPD are based on Intel specification (Rev.1.2A).
 - 2. Regarding byte32 to 35, based on JEDEC Committee Ballot JC42.5-97-119.
 - 3. Byte10, 32 through 35 are component spec.
 - 4. Byte72 is manufacturing location code. (ex: In case of Japan, byte72 is 4AH. 4AH shows "J" on ASCII code.)
 - 5. Regarding byte93 and 94, based on JEDEC Committee Ballot JC42.5-97-135. BCD is "Binary Coded Decimal".
 - 6. All bits of 99 through 125 are not defined ("1" or "0").
 - 7. Bytes 95 through 98 are assembly serial number.

Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	Note
Voltage on any pin relative to V_{SS}	V _T	–0.5 to V _{cc} + 0.5 (≤ 4.6 (max))	V	1
Supply voltage relative to V_{ss}	V _{cc}	-0.5 to +4.6	V	1
Short circuit output current	lout	50	mA	
Power dissipation	P _T	18.0	W	
Operating temperature	Topr	0 to +55	°C	
Storage temperature	Tstg	-50 to +100	°C	
Note: 1. Respect to V _{ss}				

DC Operating Conditions (Ta = 0 to $+55^{\circ}$ C)

Parameter	Symbol	Min	Max	Unit	Notes
Supply voltage	V _{cc}	3.0	3.6	V	1, 2
	V _{ss}	0	0	V	3
Input high voltage	V _{IH}	2.0	V _{cc}	V	1, 4
Input low voltage	V _{IL}	0	0.8	V	1, 5
Ambient illuminance			100	lx	

Notes: 1. All voltage referred to V_{ss}

2. The supply voltage with all $V_{\rm cc}$ and $V_{\rm cc}Q$ pins must be on the same level.

3. The supply voltage with all $V_{\mbox{\scriptsize SS}}$ and $V_{\mbox{\scriptsize SS}}Q$ pins must be on the same level.

4. V_{IH} (max) = V_{CC} + 2.0 V for pulse width \leq 3 ns at V_{CC} .


5. V_{IL} (min) = V_{CC} – 2.0 V for pulse width \leq 3 ns at V_{SS} .

V_{IL}/V_{IH} Clamp (Component characteristics)

This SDRAM component has V_{IL} and V_{IH} clamp for CK, CKE, \overline{S} , DQMB and DQ pins.


Minimum V_{IL} Clamp Current

V _{IL} (V)	l (mA)
-2	-32
-1.8	-25
-1.6	-19
-1.4	-13
-2 -1.8 -1.6 -1.4 -1.2 -1	-8
-1	-4
-0.9	-2
-0.8	-0.6
-0.6	0
-0.9 -0.8 -0.6 -0.4	0
-0.2	0
0	0



V _{IH} (V)	l (mA)
V _{cc} + 2	10
V _{cc} + 1.8	8
V _{cc} + 1.6	5.5
V _{cc} + 1.4	3.5
V _{cc} + 1.2	1.5
V _{cc} + 1	0.3
V _{cc} + 0.8	0
V _{cc} + 0.6	0
V _{cc} + 0.4	0
V _{cc} + 0.2	0
V _{cc} + 0	0


Minimum $V_{\rm IH}$ Clamp Current (referred to $V_{\rm IH})$



$I_{OL}/I_{OH} \ Characteristics \ (Component \ characteristics)$


Output Low Current (I_{OL})

	I _{oL}	I _{OL}	
Vout (V)	Min (mA)	Max (mA)	
0	0	0	
0.4	27	71	
0.65	41	108	
0.85	51	134	
1	58	151	
1.4	70	188	
1.5	72	194	
1.65	75	203	
1.8	77	209	
1.95	77	212	
3	80	220	
3.45	81	223	



	I _{он}	I _{он}	
Vout (V)	Min (mA)	Max (mA)	
3.45		-3	
3.3	_	-28	
3	0	-75	
2.6	-21	-130	
2.4	-34	-154	
2	-59	-197	
1.8	-67	-227	
1.65	-73	-248	
1.5	-78	-270	
1.4	-81	-285	
1	-89	-345	
0	-93	-503	

Output High Current (I_{OH}) (Ta = 0 to 55°C, V_{CC} = 3.0 V to 3.45 V, V_{SS} = 0 V)



DC Characteristics (Ta = 0 to 55°C, V_{CC} = 3.3 V ± 0.3 V, V_{SS} = 0 V)

		HB52R	329E22				
		-A6D/B	6D			Notes	
Parameter	Symbol	Min	Max	Unit	Test conditions		
Operating current (\overline{CE} latency = 3)	I _{CC1}	_	2315	mA	Burst length = 1 t_{RC} = min	1, 2, 3	
$(\overline{CE} \text{ latency} = 4)$	I _{CC1}	_	2315	mA	_		
Standby current in power down	I _{CC2P}	_	803	mA	$CKE = V_{IL}, t_{CK} = 12 \text{ ns}$	6	
Standby current in power down (input signal stable)	I _{CC2PS}	—	767	mA	$CKE = V_{IL}, t_{CK} = \infty$	7	
Standby current in non power down	I _{CC2N}	—	1271	mA	CKE, $\overline{S} = V_{IH}$, t _{CK} = 12 ns	4	
Active standby current in power down	I _{CC3P}	—	839	mA	$CKE = V_{IL}, t_{CK} = 12 \text{ ns}$	1, 2, 6	
Active standby current in non power down	I _{CC3N}	_	1415	mA	CKE, $\overline{S} = V_{H}$, $t_{CK} = 12 \text{ ns}$	1, 2, 4	
Burst operating current $(\overline{CE} atency = 3)$	I _{CC4}		2315	mA	$t_{c\kappa} = min, BL = 4$	1, 2, 5	
$(\overline{CE} atency = 4)$	I _{CC4}	_	2315	mA			
Refresh current	I _{CC5}		3125	mA	t _{RC} = min	3	
Self refresh current	I _{CC6}	_	731	mA	$\begin{array}{l} V_{\text{IH}} \geq V_{\text{CC}} - 0.2 \text{ V} \\ V_{\text{IL}} \leq 0.2 \text{ V} \end{array}$	8	
Input leakage current	I _{LI}	-10	10	μA	$0 \le Vin \le V_{cc}$		
Output leakage current	I _{LO}	-10	10	μA	$0 \le Vout \le V_{cc}$ DQ = disable		
Output high voltage	V _{OH}	2.4	_	V	I _{он} = -4 mА		
Output low voltage	V _{OL}	_	0.4	V	I _{oL} = 4 mA		

Notes: 1. I_{cc} depends on output load condition when the device is selected. I_{cc} (max) is specified at the output open condition.

2. One bank operation.

3. Input signals are changed once per one clock.

4. Input signals are changed once per two clocks.

5. Input signals are changed once per four clocks.

6. After power down mode, CK operating current.

7. After power down mode, no CK operating current.

8. After self refresh mode set, self refresh current.

HITACHI

Capacitance (Ta = 25°C, V_{cc} = 3.3 V ± 0.3 V)

Parameter	Symbol	Max	Unit	Notes
Input capacitance (Address)	C _{I1}	25	pF	1, 2, 4
Input capacitance ($\overline{RE}, \overline{CE}, \overline{W}$)	C _{I2}	25	pF	1, 2, 4
Input capacitance (CKE)	C _{I3}	45	pF	1, 2, 4
Input capacitance (S)	C ₁₄	20	pF	1, 2, 4
Input capacitance (CK)	C ₁₅	45	pF	1, 2, 4
Input capacitance (DQMB)	C ₁₆	20	pF	1, 2, 4
Input/Output capacitance (DQ)	C _{I/O1}	25	pF	1, 2, 3, 4

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. Measurement condition: f = 1 MHz, 1.4 V bias, 200 mV swing.

3. DQMB = V_{IH} to disable Data-out.

4. This parameter is sampled and not 100% tested.


AC Characteristics (Ta = 0 to 55°C, V_{CC} = 3.3 V ± 0.3 V, V_{SS} = 0 V)

			HB52R329E22			
			-A6D/B6	D		
Parameter	HITACHI Symbol	PC/100 Symbol	Min	Max	Unit	Notes
System clock cycle time						1
$\overline{(CE)}$ latency = 3)	t _{ск}	Tclk	10	_	ns	
$\overline{(\overline{CE} atency = 4)}$	t _{ск}	Tclk	10		ns	
CK high pulse width	t _{скн}	Tch	4		ns	1
CK low pulse width	t _{CKL}	Tcl	4	_	ns	1
Access time from CK (\overline{CE} latency = 3)	t _{AC}	Тас	_	7.5	ns	1, 2
$\overline{(CE atency = 4)}$		Тас		7.5	ns	
Data-out hold time	t _{oH}	Toh	2.1		ns	1, 2
CK to Data-out low impedance	t _{LZ}		1.1		ns	1, 2, 3
CK to Data-out high impedance	t _{HZ}			7.5	ns	1, 4
Data-in setup time	t _{DS}	Tsi	2.9	_	ns	1
Data in hold time	t _{DH}	Thi	3.4	_	ns	1
Address setup time	t _{AS}	Tsi	2.6	_	ns	1
Address hold time	t _{AH}	Thi	3.0	—	ns	1
CKE setup time	\mathbf{t}_{CES}	Tsi	2.6	—	ns	1, 5
CKE setup time for power down exit	t _{CESP}	Tpde	2.6	_	ns	1
CKE hold time	t _{CEH}	Thi	3.0	_	ns	1
Command setup time	t _{cs}	Tsi	2.6	—	ns	1
Command hold time	t _{ch}	Thi	3.0	_	ns	1
Ref/Active to Ref/Active command period	t _{RC}	Trc	70	—	ns	1
Active to precharge command period	t _{RAS}	Tras	50	120000	ns	1
Active command to column command (same bank)	t _{RCD}	Trcd	20	—	ns	1
Precharge to active command period	t _{RP}	Trp	20		ns	1
Write recovery or data-in to precharge lead time	t _{DPL}	Tdpl	15		ns	1
Active (a) to Active (b) command period	t _{RRD}	Trrd	20	_	ns	1
Transition time (rise to fall)	t _T		1	5	ns	
Refresh period	t _{REF}			64	ms	

- Notes: 1. AC measurement assumes $t_T = 1$ ns. Reference level for timing of input signals is 1.5 V.
 - 2. Access time is measured at 1.5 V. Load condition is $C_{L} = 50 \text{ pF}$.
 - 3. t_{LZ} (max) defines the time at which the outputs achieves the low impedance state.
 - 4. t_{HZ} (max) defines the time at which the outputs achieves the high impedance state.
 - 5. $t_{\scriptscriptstyle CES}$ defines CKE setup time to CK rising edge except power down exit command.

Test Conditions

- Input and output timing reference levels: 1.5 V
- Input waveform and output load: See following figures
- Ambient illuminance: Under 100 lx



Relationship Between Frequency and Minimum Latency

			HB52R329E22		
Parameter			-A6D/B6D	—	
Frequency (MHz)	_		100	—	
t _{ск} (ns)	HITACHI Symbol		10	– Notes	
Active command to column command (same bank)	I _{RCD}		2	1	
Active command to active command (same bank)	I _{RC}		7	= [I _{RAS} + I _{RP}] 1	
Active command to precharge command (same bank)	IRAS		5	1	
Precharge command to active command (same bank)	I _{RP}		2	1	
Write recovery or data-in to precharge command (same bank)	I _{DPL}	Tdpl	1	1	
Active command to active command (different bank)	I _{RRD}		2	1	
Self refresh exit time	I _{SREX}	Tsrx	2	2	
Last data in to active command (Auto precharge, same bank)	I _{APW}	Tdal	3	$= [I_{DPL} + I_{RP}]$	
Self refresh exit to command input	I _{SEC}		7	= [I _{RC}] 3	
Precharge command to high impedance $(\overline{CE} atency = 3)$	I _{HZP}	Troh	3		
$(\overline{CE} \text{ latency} = 4)$	I _{HZP}	Troh	4		
Last data out to active command (auto precharge) (same bank)	I _{APR}		0		
Last data out to precharge (early precharge) (\overline{CE} latency = 3)	I _{EP}		-2		
$(\overline{CE} atency = 4)$	I _{EP}		-3		
Column command to column command	I _{CCD}	Tccd	1		
Write command to data in latency	I _{WCD}	Tdwd	1		
DQMB to data in	I _{DID}	Tdqm	1		
DQMB to data out	I _{DOD}	Tdqz	3		
CKE to CK disable	I _{CLE}	Tcke	2		
Register set to active command	I _{RSA}	Tmrd	1		
S to command disable	I _{CDD}		0		
Power down exit to command input	I _{PEC}		1		

		HB52R329E22	
Parameter		-A6D/B6D	
Frequency (MHz)		100	
t _{cκ} (ns)	HITACHI PC/100 Symbol Symbol	10	Notes
Burst stop to output valid data hold $(\overline{CE} atency = 3)$	I _{BSR}	2	
$(\overline{CE} atency = 4)$	I _{BSR}	3	
Burst stop to output high impedance $(\overline{CE} atency = 3)$	I _{BSH}	3	
$(\overline{CE} \text{ latency} = 4)$	I _{BSH}	4	
Burst stop to write data ignore	I _{BSW}	1	

Notes: 1. I_{RCD} to I_{RRD} are recommended value.

2. Be valid [DSEL] or [NOP] at next command of self refresh exit.

3. Except [DSEL] and [NOP]

Pin Functions

CK0 to CK3 (input pin): CK is the master clock input to this pin. The other input signals are referred at CK rising edge.

 $\overline{S0}$ to $\overline{S3}$ (input pin): When \overline{S} is Low, the command input cycle becomes valid. When \overline{S} is High, all inputs are ignored. However, internal operations (bank active, burst operations, etc.) are held.

RE, \overline{CE} and \overline{W} (input pins): Although these pin names are the same as those of conventional DRAMs, they function in a different way. These pins define operation commands (read, write, etc.) depending on the combination of their voltage levels. For details, refer to the command operation section.

A0 to A11 (input pins): Row address (AX0 to AX11) is determined by A0 to A11 level at the bank active command cycle CK rising edge. Column address (AY0 to AY9) is determined by A0 to A9 level at the read or write command cycle CK rising edge. And this column address becomes burst access start address. A10 defines the precharge mode. When A10 = High at the precharge command cycle, all banks are precharged. But when A10 = Low at the precharge command cycle, only the bank that is selected by A12/A13 (BA) is precharged.

A12/A13 (input pin): A12/A13 are bank select signal (BA). The memory array is divided into bank 0, bank 1, bank 2 and bank 3. If A12 is Low and A13 is Low, bank 0 is selected. If A12 is High and A13 is Low, bank 1 is selected. If A12 is Low and A13 is High, bank 2 is selected. If A12 is High and A13 is High, bank 3 is selected.

CKE0 (input pin): This pin determines whether or not the next CK is valid. If CKE is High, the next CK rising edge is valid. If CKE is Low, the next CK rising edge is invalid. This pin is used for power-down and clock suspend modes.

DQMB0 to DQMB7 (input pins): Read operation: If DQMB is High, the output buffer becomes High-Z. If the DQMB is Low, the output buffer becomes Low-Z.

Write operation: If DQMB is High, the previous data is held (the new data is not written). If DQMB is Low, the data is written.

DQ0 to DQ63, CB0 to CB7 (input/output pins): Data is input to and output from these pins.

V_{CC} (**power supply pins**): 3.3 V is applied.

V_{ss} (power supply pins): Ground is connected.

Command Operation

Command Truth Table

The SDRAM module recognizes the following commands specified by the \overline{S} , \overline{RE} , \overline{CE} , \overline{W} and address pins.

		CKE		_						
Command	Symbol	n - 1	n	S	RE	CE	W	A12/A13	A10	A0 to A11
Ignore command	DESL	Н	×	Н	×	×	×	×	×	×
No operation	NOP	Н	×	L	Н	Н	Н	×	×	×
Burst stop in full page	BST	Н	×	L	Н	Н	L	×	×	×
Column address and read command	READ	Н	×	L	Н	L	Н	V	L	V
Read with auto-precharge	READ A	Н	×	L	Н	L	Н	V	Н	V
Column address and write command	WRIT	Н	×	L	Н	L	L	V	L	V
Write with auto-precharge	WRIT A	Н	×	L	Н	L	L	V	Н	V
Row address strobe and bank active	ACTV	Н	×	L	L	Н	Н	V	V	V
Precharge select bank	PRE	Н	×	L	L	Н	L	V	L	×
Precharge all bank	PALL	Н	×	L	L	Н	L	×	Н	×
Refresh	REF/SELF	Н	V	L	L	L	Н	×	×	×
Mode register set	MRS	Н	×	L	L	L	L	V	V	V

Note: H: V_{H} . L: V_{L} . \times : V_{H} or V_{L} . V: Valid address input

Ignore command [DESL]: When this command is set (\overline{S} is High), the SDRAM module ignore command input at the clock. However, the internal status is held.

No operation [NOP]: This command is not an execution command. However, the internal operations continue.

Burst stop in full-page [BST]: This command stops a full-page burst operation (burst length = full-page) and is illegal otherwise. When data input/output is completed for a full page of data, it automatically returns to the start address, and input/output is performed repeatedly.

Column address strobe and read command [READ]: This command starts a read operation. In addition, the start address of burst read is determined by the column address and the bank select address (BA). After the read operation, the output buffer becomes High-Z.

Read with auto-precharge [READ A]: This command automatically performs a precharge operation after a burst read with a burst length of 1, 2, 4 or 8. When the burst length is full-page, this command is illegal.

HITACHI

Column address strobe and write command [WRIT]: This command starts a write operation. When the burst write mode is selected, the column address and the bank select address (BA) become the burst write start address. When the single write mode is selected, data is only written to the location specified by the column address and the bank select address (BA).

Write with auto-precharge [WRIT A]: This command automatically performs a precharge operation after a burst write with a length of 1, 2, 4 or 8, or after a single write operation. When the burst length is full-page, this command is illegal.

Row address strobe and bank activate [ACTV]: This command activates the bank that is selected by Bank select address (BA) and determines the row address (AX0 to AX11). When A12 and A13 are Low, bank 0 is activated. When A12 is High and A13 is Low, bank 1 is activated. When A12 is Low and A13 is High, bank 2 is activated. When A12 and A13 are High, bank 3 is activated.

Precharge selected bank [PRE]: This command starts precharge operation for the bank selected by Bank select address (BA). If A12 and A13 are Low, bank 0 is selected. If A12 is High and A13 is Low, bank 1 is selected. If A12 is Low and A13 is High, bank 2 is selected. If A12 and A13 are High, bank 3 is selected.

Precharge all banks [PALL]: This command starts a precharge operation for all banks.

Refresh [**REF**/**SELF**]: This command starts the refresh operation. There are two types of refresh operation, the one is auto-refresh, and the other is self-refresh. For details, refer to the CKE truth table section.

Mode register set [MRS]: The SDRAM module has a mode register that defines how it operates. The mode register is specified by the address pins (A0 to A13) at the mode register set cycle. For details, refer to the mode register configuration. After power on, the contents of the mode register are undefined, execute the mode register set command to set up the mode register.

DQMB Truth Table

		CKE		
Command	Symbol	n - 1	n	DQMB
Write enable/output enable	ENB	Н	×	L
Write inhibit/output disable	MASK	Н	×	Н

Note: H: V_{IH} . L: V_{IL} . \times : V_{IH} or V_{IL} . Write: I_{DID} is needed. Read: I_{DOD} is needed.

The SDRAM module can mask input/output data by means of DQMB.

During reading, the output buffer is set to Low-Z by setting DQMB to Low, enabling data output. On the other hand, when DQMB is set to High, the output buffer becomes High-Z, disabling data output.

During writing, data is written by setting DQMB to Low. When DQMB is set to High, the previous data is held (the new data is not written). Desired data can be masked during burst read or burst write by setting DQMB. For details, refer to the DQMB control section of the SDRAM module operating instructions.

CKE Truth Table

		CKE						
Current state	Command	n - 1	n	S	RE	CE	$\overline{\mathbf{W}}$	Address
Active	Clock suspend mode entry	Н	L	Н	×	×	×	×
Any	Clock suspend	L	L	×	×	×	×	×
Clock suspend	Clock suspend mode exit	L	Н	×	×	×	×	×
Idle	Auto-refresh command (REF)	Н	Н	L	L	L	Н	×
Idle	Self-refresh entry (SELF)	Н	L	L	L	L	Н	×
Idle	Power down entry	Н	L	L	Н	Н	Н	×
		Н	L	Н	×	×	×	×
Self refresh	Self refresh exit (SELFX)	L	Н	L	Н	Н	Н	×
		L	Н	Н	×	×	×	×
Power down	Power down exit	L	Н	L	Н	Н	Н	×
		L	Н	Н	×	×	×	×

 $\label{eq:Note:H:V_{IH}} \textbf{Note:} \quad \textbf{H:} \ \textbf{V}_{\text{IH}}. \ \textbf{L:} \ \textbf{V}_{\text{IL}}. \times: \textbf{V}_{\text{IH}} \ \textbf{or} \ \textbf{V}_{\text{IL}}.$

Clock suspend mode entry: The SDRAM module enters clock suspend mode from active mode by setting CKE to Low. The clock suspend mode changes depending on the current status (1 clock before) as shown below.

ACTIVE clock suspend: This suspend mode ignores inputs after the next clock by internally maintaining the bank active status.

HITACHI

READ suspend and READ with Auto-precharge suspend: The data being output is held (and continues to be output).

WRITE suspend and WRIT with Auto-precharge suspend: In this mode, external signals are not accepted. However, the internal state is held.

Clock suspend: During clock suspend mode, keep the CKE to Low.

Clock suspend mode exit: The SDRAM module exits from clock suspend mode by setting CKE to High during the clock suspend state.

IDLE: In this state, all banks are not selected, and completed precharge operation.

Auto-refresh command [REF]: When this command is input from the IDLE state, the SDRAM module starts auto-refresh operation. (The auto-refresh is the same as the CBR refresh of conventional DRAMs.) During the auto-refresh operation, refresh address and bank select address are generated inside the SDRAM module. For every auto-refresh cycle, the internal address counter is updated. Accordingly, 4096 times are required to refresh the entire memory. Before executing the auto-refresh command, all the banks must be in the IDLE state. In addition, since the precharge for all banks is automatically performed after auto-refresh, no precharge command is required after auto-refresh.

Self-refresh entry [SELF]: When this command is input during the IDLE state, the SDRAM module starts self-refresh operation. After the execution of this command, self-refresh continues while CKE is Low. Since self-refresh is performed internally and automatically, external refresh operations are unnecessary.

Power down mode entry: When this command is executed during the IDLE state, the SDRAM module enters power down mode. In power down mode, power consumption is suppressed by cutting off the initial input circuit.

Self-refresh exit: When this command is executed during self-refresh mode, the SDRAM module can exit from self-refresh mode. After exiting from self-refresh mode, the SDRAM module enters the IDLE state.

Power down exit: When this command is executed at the power down mode, the SDRAM module can exit from power down mode. After exiting from power down mode, the SDRAM module enters the IDLE state.

Function Truth Table

The following table shows the operations that are performed when each command is issued in each mode of the SDRAM module. The following table assumes that CKE is high.

Current state	S	RE	CE	$\overline{\mathbf{W}}$	Address	Command	Operation
Precharge	Н	×	×	×	×	DESL	Enter IDLE after t _{RP}
	L	Н	Н	Н	X	NOP	Enter IDLE after t _{RP}
	L	Н	Н	L	×	BST	NOP
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL*4
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL*4
	L	L	Н	Н	BA, RA	ACTV	ILLEGAL*4
	L	L	Н	L	BA, A10	PRE, PALL	NOP*6
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Idle	Н	×	×	×	X	DESL	NOP
	L	Н	Н	Н	X	NOP	NOP
	L	Н	Н	L	×	BST	NOP
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL*5
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL*5
	L	L	Н	Н	BA, RA	ACTV	Bank and row active
	L	L	Н	L	BA, A10	PRE, PALL	NOP
	L	L	L	Н	×	REF, SELF	Refresh
	L	L	L	L	MODE	MRS	Mode register set
Row active	Н	×	×	×	×	DESL	NOP
	L	Н	Н	Н	×	NOP	NOP
	L	Н	Н	L	×	BST	NOP
	L	Н	L	Н	BA, CA, A10	READ/READ A	Begin read
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	Begin write
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank* ³
	L	L	Н	L	BA, A10	PRE, PALL	Precharge
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL

Current state	S	RE	CE	$\overline{\mathbf{W}}$	Address	Command	Operation
Read	Н	×	×	×	Х	DESL	Continue burst to end
	L	Н	Н	Н	×	NOP	Continue burst to end
	L	Н	Н	L	×	BST	Burst stop to full page
	L	Н	L	Н	BA, CA, A10	READ/READ A	Continue burst read to \overline{CE} latency and New read
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	Term burst read/start write
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank* ³
	L	L	Н	L	BA, A10	PRE, PALL	Term burst read and Precharge
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Read with auto- precharge	Н	×	×	×	×	DESL	Continue burst to end and precharge
	L	Н	Н	Н	×	NOP	Continue burst to end and precharge
	L	Н	Н	L	×	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL*4
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL*4
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank* ³
	L	L	Н	L	BA, A10	PRE, PALL	ILLEGAL*4
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Write	Н	×	×	×	×	DESL	Continue burst to end
	L	Н	Н	Н	×	NOP	Continue burst to end
	L	Н	Н	L	×	BST	Burst stop on full page
	L	Н	L	Н	BA, CA, A10	READ/READ A	Term burst and New read
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	Term burst and New write
	L	L	Η	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank*3
	L	L	Н	L	BA, A10	PRE, PALL	Term burst write and Precharge* ²
	L	L	L	Н	×	REF, SELF	ILLEGAL

Current state	S	RE	CE	$\overline{\mathbf{W}}$	Address	Command	Operation
Write with auto- precharge	Н	×	×	×	×	DESL	Continue burst to end and precharge
	L	Н	Н	Η	×	NOP	Continue burst to end and precharge
	L	Н	Н	L	×	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL*4
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL*4
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank*3
	L	L	Н	L	BA, A10	PRE, PALL	ILLEGAL*4
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Refresh (auto-refresh)	Н	×	×	×	×	DESL	Enter IDLE after t_{RC}
	L	Н	Н	Н	×	NOP	Enter IDLE after t _{RC}
	L	Н	Н	L	X	BST	Enter IDLE after t _{RC}
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL*5
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL*5
	L	L	Н	Н	BA, RA	ACTV	ILLEGAL*5
	L	L	Н	L	BA, A10	PRE, PALL	ILLEGAL*5
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL

Notes: 1. H: V_{H} . L: V_{L} . \times : V_{H} or V_{L} .

The other combinations are inhibit.

2. An interval of t_{DPL} is required between the final valid data input and the precharge command.

3. If t_{RRD} is not satisfied, this operation is illegal.

4. Illegal for same bank, except for another bank.

5. Illegal for all banks.

6. NOP for same bank, except for another bank.

From PRECHARGE state, command operation

To [DESL], [NOP] or [BST]: When these commands are executed, the SDRAM module enters the IDLE state after t_{RP} has elapsed from the completion of precharge.

From IDLE state, command operation

To [DESL], [NOP], [BST], [PRE] or [PALL]: These commands result in no operation.

To [ACTV]: The bank specified by the address pins and the ROW address is activated.

To [REF], [SELF]: The SDRAM module enters refresh mode (auto-refresh or self-refresh).

To [MRS]: The SDRAM module enters the mode register set cycle.

From ROW ACTIVE state, command operation

To [DESL], [NOP] or [BST]: These commands result in no operation.

To [READ], [READ A]: A read operation starts. (However, an interval of t_{RCD} is required.)

To [WRIT], [WRIT A]: A write operation starts. (However, an interval of t_{RCD} is required.)

To [ACTV]: This command makes the other bank active. (However, an interval of t_{RRD} is required.) Attempting to make the currently active bank active results in an illegal command.

To [PRE], [PALL]: These commands set the SDRAM module to precharge mode. (However, an interval of t_{RAS} is required.)

From READ state, command operation

To [DESL], [NOP]: These commands continue read operations until the burst operation is completed.

To [BST]: This command stops a full-page burst.

To [**READ**], [**READ** A]: Data output by the previous read command continues to be output. After \overline{CE} latency, the data output resulting from the next command will start.

To [WRIT], [WRIT A]: These commands stop a burst read, and start a write cycle.

To [ACTV]: This command makes other banks bank active. (However, an interval of t_{RRD} is required.) Attempting to make the currently active bank active results in an illegal command.

To [PRE], [PALL]: These commands stop a burst read, and the SDRAM module enters precharge mode.

From READ with AUTO-PRECHARGE state, command operation

HITACHI

To [DESL], **[NOP]:** These commands continue read operations until the burst operation is completed, and the SDRAM module then enters precharge mode.

To [ACTV]: This command makes other banks bank active. (However, an interval of t_{RRD} is required.) Attempting to make the currently active bank active results in an illegal command.

From WRITE state, command operation

To [DESL], [NOP]: These commands continue write operations until the burst operation is completed.

To [BST]: This command stops a full-page burst.

To [READ], [READ A]: These commands stop a burst and start a read cycle.

To [WRIT], [WRIT A]: These commands stop a burst and start the next write cycle.

To [ACTV]: This command makes the other bank active. (However, an interval of t_{RRD} is required.) Attempting to make the currently active bank active results in an illegal command.

To [PRE], [PALL]: These commands stop burst write and the SDRAM module then enters precharge mode.

From WRITE with AUTO-PRECHARGE state, command operation


To [**DESL**], [**NOP**]: These commands continue write operations until the burst is completed, and the SDRAM module enters precharge mode.

To [ACTV]: This command makes the other bank active. (However, an interval of t_{RRD} is required.) Attempting to make the currently active bank active results in an illegal command.

From REFRESH state, command operation

To [DESL], [NOP], [BST]: After an auto-refresh cycle (after t_{RC}), the SDRAM module automatically enters the IDLE state.

Simplified State Diagram



Mode Register Configuration

The mode register is set by the input to the address pins (A0 to A13) during mode register set cycles. The mode register consists of five sections, each of which is assigned to address pins.

A13, A12, A11, A10, A9 A8: (OPCODE): The SDRAM module has two types of write modes. One is the burst write mode, and the other is the single write mode. These bits specify write mode.

Burst read and burst write: Burst write is performed for the specified burst length starting from the column address specified in the write cycle.

Burst read and single write: Data is only written to the column address specified during the write cycle, regardless of the burst length.

A7: Keep this bit Low at the mode register set cycle. If this pin is high, the vender test mode is set.

A6, A5, A4: (LMODE): These pins specify the \overline{CE} latency.

A3: (BT): A burst type is specified. When full-page burst is performed, only "sequential" can be selected.

A2, A1, A0: (BL): These pins specify the burst length.

A13	A12	A11	A10) 4	۹۹	A8	A7	A6		A5	A4	A3	A2	A1	A	.0	
	OPCODE 0								LMODE B			BT		BL			
				A6	A5	A4	CAS La	tency		A3 Burst		Туре				Burst Length	
				0	0	0		R		0	Seque	ential	A2	A1	A0	BT=0	BT=1
	0					1	R			1	Interle	eave	0	0	0	1	1
	0 1 0						:	3*					0	0	1	2	2
	0 1 1 4								0	1	0	4	4				
	1 X X R									0	1	1	8	8			
											1	0	0	R	R		
A13	A12	A11	A10	A9	A8	N I	Write mode]	1	0	1	R	R
0	0	0	0	0	0	Bu	Burst read and burst write						1	1	0	R	R
X	Х	Х	Х	0	1		R						1	1	1	F.P.	R
X	Х	Х	Х	1	0	Bu	Burst read and single write					F.P. = Full Page					
X	Х	Х	Х	1	1		R					R is Reserved (inhibit)					
Note: Only -6A.																	

Burst Sequence

Burst lengt	n = 2		Burst	length	n = 4			
Starting Ad	(decimal)	Startir	ng Ad.	Addressing(decimal)				
A0	Sequential	Interleave	A1	A0	Sequential	Interlea	ve	
0	0, 1,	0, 1,	0	0	0, 1, 2, 3,	0, 1,	2, 3,	
1	1, 0,			1	1, 2, 3, 0,	1, 0,	3, 2,	
			1	0	2, 3, 0, 1,	2, 3,	0, 1,	
			1	1	3, 0, 1, 2,	3, 2,	1, 0,	
Burst lengt	า = 8							
Starting Ac	. Addres	ssing(decimal)						
A2 A1	A0 Seque	ntial		Inter	leave			
0 0	0 0, 1,	2, 3, 4, 5,	6, 7,	0,	1, 2, 3, 4, 5,	6, 7,		
0 0	1 1, 2,	3, 4, 5, 6,	7, 0,	1,	0, 3, 2, 5, 4,	7, 6,		
0 1	0 2, 3,	4, 5, 6, 7,	0, 1,	2, 3	3, 0, 1, 6, 7,	4, 5,		
0 1	1 3, 4,	5, 6, 7, 0,	1, 2,	3, 1	2, 1, 0, 7, 6,	5, 4,		
1 0	0 4, 5,	6, 7, 0, 1,	2, 3,	4, 5	5, 6, 7, 0, 1,	2, 3,		
1 0	1 5, 6,	7, 0, 1, 2,	3, 4,	5, 4	4, 7, 6, 1, 0,	3, 2,		
1 1	0 6, 7,	0, 1, 2, 3,	4, 5,	6,	7, 4, 5, 2, 3,	0, 1,		
				1				

Operation of the Registered SDRAM module

Read/Write Operations


Bank active: Before executing a read or write operation, the corresponding bank and the row address must be activated by the bank active (ACTV) command. Bank 0, bank 1, bank 2 or bank 3 is activated according to the status of the Bank select address (BA) pin, and the row address (AX0 to AX11) is activated by the A0 to A11 pins at the bank active command cycle. An interval of t_{RCD} is required between the bank active command input and the following read/write command input.

Read operation: A read operation starts when a read command is input. Output buffer becomes Low-Z in the (\overline{CE} Latency - 1) cycle after read command set. The SDRAM module can perform a burst read operation.

The burst length can be set to 1, 2, 4, 8 or full-page. The start address for a burst read is specified by the column address and the bank select address (BA) at the read command set cycle. In a read operation, data output starts after the number of clocks specified by the \overline{CE} Latency. The \overline{CE} Latency can be set to 3 or 4.


When the burst length is 1, 2, 4 or 8, the Dout buffer automatically becomes High-Z at the next clock after the successive burst-length data has been output.

The $\overline{\text{CE}}$ latency and burst length must be specified at the mode register.



CE Latency

Burst Length




Write operation: Burst write or single write mode is selected by the OPCODE (A13, A12, A11, A10, A9, A8) of the mode register.

1. Burst write: A burst write operation is enabled by setting OPCODE (A9, A8) to (0, 0). A burst write starts in the next clock as a write command set. (The latency of data input is 1 clock.) The burst length can be set to 1, 2, 4, 8, and full-page, like burst read operations. The write start address is specified by the column address (and the bank select address (BA) at the write command set cycle.

CI			<u></u>
Comman		πχ	
Addres	s <u>Row</u> <u>Colu</u>	mX	
Din	BL = 1	<u>(in 0</u>)	
	BL = 2	<u>(in 0) (in 1)</u>	
	/ BL = 4	$-\langle in 0 \rangle \langle in 1 \rangle \langle in 2 \rangle \langle in 3 \rangle$	
	BL = 8	$-\underbrace{\operatorname{in} 0}_{\operatorname{in} 1} \operatorname{in} 2 \operatorname{in} 3 \operatorname{in} 4 \operatorname{in} 5 \operatorname{in} 6 \operatorname{in} 7 - \cdots$	
	[$-\frac{1}{10}\sqrt{\ln 1}\sqrt{\ln 2}\sqrt{\ln 3}\sqrt{\ln 4}\sqrt{\ln 5}\sqrt{\ln 6}\sqrt{\ln 7}\sqrt{\ln 8}$	
	BL = full page	CE Latency =	= 3, 4


2. Single write: A single write operation is enabled by setting OPCODE (A9, A8) to (1, 0). In a single write operation, data is only written to the column address and the bank select address (BA) specified by the write command set cycle without regard to the burst length setting. (The latency of data input is 1 clock).



Auto Precharge

Read with auto-precharge: In this operation, since precharge is automatically performed after completing a read operation, a precharge command need not be executed after each read operation. The command executed for the same bank after the execution of this command must be the bank active (ACTV) command. In addition, an interval defined by l_{APR} is required before execution of the next command.


CE latency	Precharge start cycle
4	2 cycle before the final data is output
3	1 cycle before the final data is output




Burst Read (Burst Length = 4)

Write with auto-precharge: In this operation, since precharge is automatically performed after completing a burst write or single write operation, a precharge command need not be executed after each write operation. The command executed for the same bank after the execution of this command must be the bank active (ACTV) command. In addition, an interval of l_{APW} is required between the final valid data input and input of next command.

Burst Write (Burst Length = 4)



Single Write




Full-page Burst Stop


Burst stop command during burst read: The burst stop (BST) command is used to stop data output during a full-page burst. The BST command sets the output buffer to High-Z and stops the full-page burst read. The timing from command input to the last data changes depending on the \overline{CE} latency setting. In addition, the BST command is valid only during full-page burst mode, and is illegal with burst lengths 1, 2, 4 and 8.

CE latency	BST to valid data	BST to high impedance
3	2	3
4	3	4

$\overline{\text{CE}}$ Latency = 3, Burst Length = full page




CE Latency = 4, Burst Length = full page



Burst stop command at burst write: The burst stop command (BST command) is used to stop data input during a full-page burst write. No data is written in the same clock as the BST command, and in subsequent clocks. In addition, the BST command is only valid during full-page burst mode, and is illegal with burst lengths of 1, 2, 4 and 8. And an interval of t_{DPL} is required between last data-in and the next precharge command.

Burst Length = full page




Command Intervals

Read command to Read command interval:


1. Same bank, same ROW address: When another read command is executed at the same ROW address of the same bank as the preceding read command execution, the second read can be performed after an interval of no less than 1 clock. Even when the first command is a burst read that is not yet finished, the data read by the second command will be valid.

READ to READ Command Interval (same ROW address in same bank)



2. Same bank, different ROW address: When the ROW address changes on same bank, consecutive read commands cannot be executed; it is necessary to separate the two read commands with a precharge command and a bank-active command.

3. Different bank: When the bank changes, the second read can be performed after an interval of no less than 1 clock, provided that the other bank is in the bank-active state. Even when the first command is a burst read that is not yet finished, the data read by the second command will be valid.




READ to READ Command Interval (different bank)

Write command to Write command interval:

1. Same bank, same ROW address: When another write command is executed at the same ROW address of the same bank as the preceding write command, the second write can be performed after an interval of no less than 1 clock. In the case of burst writes, the second write command has priority.


WRITE to WRITE Command Interval (same ROW address in same bank)



2. Same bank, different ROW address: When the ROW address changes, consecutive write commands cannot be executed; it is necessary to separate the two write commands with a precharge command and a bank-active command.


3. Different bank: When the bank changes, the second write can be performed after an interval of no less than 1 clock, provided that the other bank is in the bank-active state. In the case of burst write, the second write command has priority.

WRITE to WRITE Command Interval (different bank)




Read command to Write command interval:

1. Same bank, same ROW address: When the write command is executed at the same ROW address of the same bank as the preceding read command, the write command can be performed after an interval of no less than 1 clock. However, DQMB must be set High so that the output buffer becomes High-Z before data input.



READ to WRITE Command Interval (1)

READ to WRITE Command Interval (2)




2. Same bank, different ROW address: When the ROW address changes, consecutive write commands cannot be executed; it is necessary to separate the two commands with a precharge command and a bank-active command.

3. Different bank: When the bank changes, the write command can be performed after an interval of no less than 1 clock, provided that the other bank is in the bank-active state. However, DQMB must be set High so that the output buffer becomes High-Z before data input.

HITACHI


Write command to Read command interval:

1. Same bank, same ROW address: When the read command is executed at the same ROW address of the same bank as the preceding write command, the read command can be performed after an interval of no less than 1 clock. However, in the case of a burst write, data will continue to be written until one cycle before the read command is executed.



WRITE to READ Command Interval (1)

WRITE to READ Command Interval (2)




2. Same bank, different ROW address: When the ROW address changes, consecutive read commands cannot be executed; it is necessary to separate the two commands with a precharge command and a bank-active command.

3. Different bank: When the bank changes, the read command can be performed after an interval of no less than 1 clock, provided that the other bank is in the bank-active state. However, in the case of a burst write, data will continue to be written until one clock before the read command is executed (as in the case of the same bank and the same address).

Read with auto precharge to Read command interval

1. Different bank: When some banks are in the active state, the second read command (another bank) is executed. Even when the first read with auto-precharge is a burst read that is not yet finished, the data read by the second command is valid. The internal auto-precharge of one bank starts at the next clock of the second command.

Read with Auto Precharge to Read Command Interval (Different bank)




2. Same bank: The consecutive read command (the same bank) is illegal.

Write with auto precharge to Write command interval

1. Different bank: When some banks are in the active state, the second write command (another bank) is executed. In the case of burst writes, the second write command has priority. The internal auto-precharge of one bank starts at the next clock of the second command .

Write with Auto Precharge to Write Command Interval (Different bank)




2. Same bank: The consecutive write command (the same bank) is illegal.

Read with auto precharge to Write command interval

1. Different bank: When some banks are in the active state, the second write command (another bank) is executed. However, DQMB must be set High so that the output buffer becomes High-Z before data input. The internal auto-precharge of one bank starts at the next clock of the second command.


Read with Auto Precharge to Write Command Interval (Different bank)



2. Same bank: The consecutive write command from read with auto precharge (the same bank) is illegal. It is necessary to separate the two commands with a bank active command.

Write with auto precharge to Read command interval

1. Different bank: When some banks are in the active state, the second read command (another bank) is executed. However, in case of a burst write, data will continue to be written until one clock before the read command is executed. The internal auto-precharge of one bank starts at the next clock of the second command.




Write with Auto Precharge to Read Command Interval (Different bank)

2. Same bank: The consecutive read command from write with auto precharge (the same bank) is illegal. It is necessary to separate the two commands with a bank active command.

Read command to Precharge command interval (same bank):


When the precharge command is executed for the same bank as the read command that preceded it, the minimum interval between the two commands is one clock. However, since the output buffer then becomes High-Z after the clocks defined by l_{HZP} , there is a case of interruption to burst read data output will be interrupted, if the precharge command is input during burst read. To read all data by burst read, the clocks defined by l_{EP} must be assured as an interval from the final data output to precharge command execution.

READ to PRECHARGE Command Interval (same bank): To output all data




$\overline{\text{CE}}$ Latency = 3, Burst Length = 4

$\overline{\text{CE}}$ Latency = 4, Burst Length = 4




READ to PRECHARGE Command Interval (same bank): To stop output data

CE Latency = 3, Burst Length = 1, 2, 4, 8, full page burst




CE Latency = 4, Burst Length = 1, 2, 4, 8, full page burst




Write command to Precharge command interval (same bank): When the precharge command is executed for the same bank as the write command that preceded it, the minimum interval between the two commands is 1 clock. However, if the burst write operation is unfinished, the input data must be masked by means of DQMB for assurance of the clock defined by t_{DPL}.

WRITE to PRECHARGE Command Interval (same bank):



Burst Length = 4 (To stop write operation)


Burst Length = 4 (To write all data)



Bank active command interval:


1. Same bank: The interval between the two bank-active commands must be no less than t_{RC}.

Bank Active to Bank Active for Same Bank




2. In the case of different bank-active commands: The interval between the two bank-active commands must be no less than t_{RRD} .

Bank Active to Bank Active for Different Bank



Mode register set to Bank-active command interval: The interval between setting the mode register and executing a bank-active command must be no less than l_{RSA} .




DQMB Control

The DQMB mask the DQ data. The timing of DQMB is different during reading and writing.


Reading: When data is read, the output buffer can be controlled by DQMB. By setting DQMB to Low, the output buffer becomes Low-Z, enabling data output. By setting DQMB to High, the output buffer becomes High-Z, and the corresponding data is not output. However, internal reading operations continue. The latency of DQMB during reading is 3 clocks.

Writing: Input data can be masked by DQMB. By setting DQMB to Low, data can be written. In addition, when DQMB is set to High, the corresponding data is not written, and the previous data is held. The latency of DQMB during writing is 1 clock.

Reading



Writing



Refresh

Auto-refresh: All the banks must be precharged before executing an auto-refresh command. Since the auto-refresh command updates the internal counter every time it is executed and determines the banks and the ROW addresses to be refreshed, external address specification is not required. The refresh cycle is 4096 cycles/64 ms. (4096 cycles are required to refresh all the ROW addresses.) The output buffer becomes High-Z after auto-refresh start. In addition, since a precharge has been completed by an internal operation after the auto-refresh, an additional precharge operation by the precharge command is not required.

Self-refresh: After executing a self-refresh command, the self-refresh operation continues while CKE is held Low. During self-refresh operation, all ROW addresses are refreshed by the internal refresh timer. A self-refresh is terminated by a self-refresh exit command. Before and after self-refresh mode, execute auto-refresh to all refresh addresses in or within 64 ms period on the condition (1) and (2) below.

(1) Enter self-refresh mode within 15.6 μ s after either burst refresh or distributed refresh at equal interval to all refresh addresses are completed.

(2) Start burst refresh or distributed refresh at equal interval to all refresh addresses within 15.6 μ s after exiting from self-refresh mode.

Others

Power-down mode: The SDRAM module enters power-down mode when CKE goes Low in the IDLE state. In power down mode, power consumption is suppressed by deactivating the input initial circuit. Power down mode continues while CKE is held Low. In addition, by setting CKE to High, the SDRAM module exits from the power down mode, and command input is enabled from the next clock. In this mode, internal refresh is not performed.

Clock suspend mode: By driving CKE to Low during a bank-active or read/write operation, the SDRAM module enters clock suspend mode. During clock suspend mode, external input signals are ignored and the internal state is maintained. When CKE is driven High, the SDRAM module terminates clock suspend mode, and command input is enabled from the next clock. For details, refer to the "CKE Truth Table".

Power-up sequence: The SDRAM module should be gone on the following sequence with power up.

The CK, CKE, \overline{S} , DQMB and DQ pins keep low till power stabilizes.

The CK pin is stabilized within 100 μ s after power stabilizes before the following initialization sequence. The CKE and DQMB is driven to high between power stabilizes and the initialization sequence.


This SDRAM module has V_{CC} clamp diodes for CK, CKE, \overline{S} , DQMB and DQ pins. If these pins go high before power up, the large current flows from these pins to V_{CC} through the diodes.

Initialization sequence: When 200 μ s or more has past after the above power-up sequence, all banks must be precharged using the precharge command (PALL). After t_{RP} delay, set 8 or more auto refresh commands (REF). Set the mode register set command (MRS) to initialize the mode register. We recommend that by keeping DQM, DQMU/DQML to High, the output buffer becomes High-Z during Initialization sequence, to avoid DQ bus contention on memory system formed with a number of device.

HITACHI


Initialization sequence: When 200 μ s or more has past after the above power-up sequence, all banks must be precharged using the precharge command (PALL). After t_{RP} delay, set 8 or more auto refresh commands (REF). Set the mode register set command (MRS) to initialize the mode register. We recommend that by keeping DQMB to High, the output buffer becomes High-Z during Initialization sequence, to avoid DQ bus contention on memory system formed with a number of device.

Stabilization time: The PLL requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power-up. So this SDRAM module needs dammy cycle for 50 μ s after power-up.




Timing Waveforms


Read Cycle




Write Cycle




Mode Register Set Cycle




Read Cycle/Write Cycle




Read/Single Write Cycle




Read/Burst Write Cycle




Full Page Read/Write Cycle




Auto Refresh Cycle




Self Refresh Cycle




Clock Suspend Mode




Power Down Mode



Initialization Sequence



Physical Outline



Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109 URL NorthAmerica : http:semiconductor.hitachi.com/

URL NorthAmerica Europe Asia (Singapore) Asia (Taiwan) Asia (HongKong) Japan

http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD_Frame.htm http://www.hitachi.com.hk/eng/bo/grp3/index.htm http://www.hitachi.co.io/Sicd/indx.htm

http://www.hitachi-eu.com/hel/ecg

For further information write to: Hitachi Semiconductor Hitachi Europe GmbH

Hitachi Semiconductor (America) Inc. 2000 Sierra Point Parkway Brisbane, CA 94005-1897 Tel: <1> (800) 285-1601 Fax: <1> (303) 297-0447

Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322 Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180 Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Dec. 25, 1998	Initial issue (referred to HM5264165D/HM5264805D/HM5264405D- B60 rev 1.0)		