



Integrated Device Technology, Inc.

256K x 8
BiCMOS/CMOS STATIC
RAM MODULE

IDT7M4068
IDT7MB4068

T-46-23-14

FEATURES:



- High density 2 megabit CMOS static RAM module
- Equivalent to the JEDEC standard for future monolithic 256K x 8 static RAMs
- Fast access time: 10ns (max.)
- Low power consumption (L version)
 - Active: 110mA (max.)
 - CMOS Standby: 250μA (max.)
 - Data Retention: 150μA (max.) Vcc = 2V
- Surface mounted plastic packages on a 32-pin, 600 mil ceramic or FR-4 DIP (Dual In-line Package) substrate
- Single 5V (±10%) power supply
- Inputs/outputs directly TTL compatible

DESCRIPTION:

The IDT7M4068/7MB4068 is a 2 megabit (256K x 8) static RAM module constructed on a co-fired ceramic or multilayer epoxy laminate (FR-4) substrate using two 1 Megabit static RAMs and a decoder. The IDT7MB4068 is available with access times as fast as 10ns. For low power applications, the IDT7M4068 version offers a data retention current of 150μA and a standby current of 250μA.

The IDT7M4068 is packaged in a 32-pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 2 megabits into the JEDEC DIP footprint. The IDT7MB4068 likewise is packaged in a 32-pin FR-4 DIP resulting in the same JEDEC footprint in a package 1.6 inches long and 0.6 inches wide.

All inputs and outputs of the IDT7M4068 and 7MB4068 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

PIN CONFIGURATION⁽¹⁾**FUNCTIONAL BLOCK DIAGRAM****PIN NAMES**

I/O0-7	Data Inputs/Outputs
A0-17	Addresses
CS	Chip Select
WE	Write Enable
OE	Output Enable
Vcc	Power
GND	Ground

2823 161 01

NOTES:

1. For proper operation of the 7M4068LxxN module, Pin 1 must be connected to GND. For the 7MB4068xxP module, Pin 1 is a no connect.

CEMOS is a trademark of Integrated Device Technology Inc.

COMMERCIAL TEMPERATURE RANGE**APRIL 1992**

©1992 Integrated Device Technology, Inc.

DSC-7075/2

IDT7M4068, IDT7MB4068
256K x 8 BiCMOS/CMOS STATIC RAM MODULE

COMMERCIAL TEMPERATURE RANGE

TRUTH TABLE

Mode	$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Output	Power
Standby	H	X	X	High-Z	Standby
Read	L	L	H	DOUT	Active
Read	L	H	H	High-Z	Active
Write	L	X	L	DIN	Active

2823 tbl 02

CAPACITANCE⁽¹⁾ ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Symbol	Parameter	Conditions	Typ.	Unit
CIN	Input Capacitance	$V_{IN} = 0\text{V}$	25	pF
CIN(C)	Input Capacitance ($\overline{CS}$)	$V_{IN} = 0\text{V}$	8	pF
COUT	Output Capacitance	$V_{OUT} = 0\text{V}$	25	pF

NOTE:

1. This parameter is guaranteed by design, but not tested.

2823 tbl 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾ $T-46-23-14$

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	$^\circ\text{C}$
TBIAS	Temperature Under Bias	-10 to +85	$^\circ\text{C}$
TSTG	Storage Temperature	-55 to +125	$^\circ\text{C}$
IOUT	DC Output Current	50	mA

NOTE:

2823 tbl 05

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

1. V_{IL} = -2.0V for pulse width less than 10ns.

2823 tbl 04

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Commercial	0 $^\circ\text{C}$ to +70 $^\circ\text{C}$	0V	5V $\pm$ 10%

2823 tbl 06

DC ELECTRICAL CHARACTERISTICS

($V_{CC} = 5\text{V} \pm 10\%$, $T_A = 0^\circ\text{C}$ to +70 $^\circ\text{C}$)

Symbol	Parameter	Test Conditions	7M4068LxxN		7MB4068SxxP				Unit
			Min.	Max.	25 - 55ns		10 - 20ns ⁽³⁾		
					Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage	V _{CC} = Max., V _{IN} = GND to V _{CC}	—	2	—	10	—	10	μA
I _{LO}	Output Leakage	V _{CC} = Max., $\overline{\text{CS}}$ = V _{IH} , V _{OUT} = GND to V _{CC}	—	2	—	10	—	10	μA
V _{OL}	Output Low Voltage	V _{CC} = Min., I _{OL} = 2mA ⁽¹⁾ , I _{OL} = 8mA ⁽²⁾	—	0.4	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min., I _{OH} = -1mA ⁽¹⁾ , I _{OH} = -4mA ⁽²⁾	2.4	—	2.4	—	2.4	—	V
I _{CC}	Dynamic Operating Current	V _{CC} = Max., $\overline{\text{CS}} \leq \text{VIL}$; f = f _{MAX} , Outputs Open	—	110	—	300	—	400	mA
I _{SB}	Standby Supply Current (TTL Levels)	$\overline{\text{CS}} \geq \text{VIH}$, V _{CC} = Max., f = f _{MAX} , Outputs Open	—	6	—	120	—	120	mA
I _{SB1}	Full Standby Supply Current (CMOS Levels)	$\overline{\text{CS}} \geq \text{VCC} - 0.2\text{V}$, V _{IN} ≥ V _{CC} - 0.2V or ≤ 0.2V	—	0.25	—	20	—	80	mA

NOTES:

2823 tbl 07

1. For 7M4068LxxN version only.
2. For 7MB4068SxxP, 7MB4068BxxP versions only.
3. Preliminary specifications only.

DATA RETENTION CHARACTERISTICS⁽³⁾

(TA = 0°C to +70°C)


T-46-23-14

Symbol	Parameter	Test Condition	Min.	Max. Vcc @ 2.0V	Unit
VDR	Vcc for Data Retention	—	2.0	—	V
IccDR	Data Retention Current	CS ≥ Vcc - 0.2V	—	150	μA
tCDR ⁽²⁾	Chip Deselect to Data Retention Time	VIN ≤ Vcc - 0.2V or	0	—	ns
tr ⁽²⁾	Operation Recovery Time	VIN ≥ 0.2V	trc ⁽¹⁾	—	ns

- NOTES:
- trc = Read Cycle Time.
 - This parameter is guaranteed by design, but not tested.
 - For 7M4068LxxN version only.

2823 tbl 08

DATA RETENTION WAVEFORM




2823 drw 03

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-4

2823 tbl 09



2823 drw 04

Figure 1. Output Load



2823 drw 05

Figure 2. Output Load
(for tOLZ, tCHZ, tOHZ, tWHZ, tLOW and tCLZ)

* Including scope and jig

T-46-23-14




Figure 3. Alternate Output Load




Figure 4. Alternate Lumped Capacitive Load,
Typical Derating

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameter	7MB4068SxxP								Unit
		-10 ⁽²⁾		-12 ⁽²⁾		-15 ⁽²⁾		-17 ⁽²⁾		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle										
t _{RC}	Read Cycle Time	10	—	12	—	15	—	17	—	ns
t _{AA}	Address Access Time	—	10	—	12	—	15	—	17	ns
t _{ACS}	Chip Select Access Time	—	10	—	12	—	15	—	17	ns
t _{OE}	Output Enable to Output Valid	—	6	—	6	—	7	—	8	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High Z	—	6	—	6	—	7	—	7	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low Z	0	—	0	—	0	—	0	—	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low Z	3	—	3	—	3	—	5	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High Z	—	10	—	10	—	12	—	10	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	3	—	ns
Write Cycle										
t _{WC}	Write Cycle Time	10	—	12	—	15	—	17	—	ns
t _{WP}	Write Pulse Width	10	—	10	—	12	—	14	—	ns
t _{AS}	Address Set-up Time	3	—	3	—	3	—	0	—	ns
t _{AW}	Address Valid to End of Write	10	—	12	—	15	—	14	—	ns
t _{CW}	Chip Select to End of Write	10	—	12	—	15	—	14	—	ns
t _{DW}	Data to Write Time Overlap	6	—	8	—	10	—	10	—	ns
t _{DH}	Data Hold Time	0	—	0	—	0	—	0	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High Z	—	8	—	8	—	10	—	10	ns
t _{OW} ⁽¹⁾	Output Active from End of Write	2	—	2	—	2	—	0	—	ns

NOTES:

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specifications only.

2823 tbl 10

AC ELECTRICAL CHARACTERISTICS

T-46-23-14

(V_{CC} = 5V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameter	7MB4068SxxP								Unit
		-20		-25		-30		-35		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle										
tRC	Read Cycle Time	20	—	25	—	30	—	35	—	ns
tAA	Address Access Time	—	20	—	25	—	30	—	35	ns
tACS	Chip Select Access Time	—	20	—	25	—	30	—	35	ns
tOE	Output Enable to Output Valid	—	10	—	12	—	15	—	15	ns
tOHZ ⁽¹⁾	Output Disable to Output in High Z	—	10	—	12	—	12	—	15	ns
tOLZ ⁽¹⁾	Output Enable to Output in Low Z	0	—	0	—	0	—	0	—	ns
tCLZ ⁽¹⁾	Chip Select to Output in Low Z	5	—	5	—	5	—	5	—	ns
tCHZ ⁽¹⁾	Chip Deselect to Output in High Z	—	10	—	14	—	16	—	20	ns
tOH	Output Hold from Address Change	5	—	5	—	5	—	5	—	ns
tPU ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	0	—	ns
tPD ⁽¹⁾	Chip Deselect to Power-Down Time	—	12	—	25	—	30	—	35	ns
Write Cycle										
tWC	Write Cycle Time	20	—	25	—	30	—	35	—	ns
tWP	Write Pulse Width	15	—	17	—	20	—	25	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns
tAW	Address Valid to End of Write	16	—	20	—	25	—	30	—	ns
tCW	Chip Select to End of Write	15	—	20	—	25	—	30	—	ns
tDW	Data to Write Time Overlap	12	—	15	—	17	—	20	—	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tWHZ ⁽¹⁾	Write Enable to Output in High Z	—	13	—	15	—	18	—	20	ns
tOW ⁽¹⁾	Output Active from End of Write	0	—	0	—	0	—	0	—	ns

NOTE:

1. This parameter is guaranteed by design, but not tested.

2823 tbl 11

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameter	7MB4068SxxP				7M4068LxxN						Unit
		-45		-55		-60 ⁽²⁾		-65 ⁽²⁾		-70		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle												
t _{RC}	Read Cycle Time	45	—	55	—	65	—	65	—	70	—	ns
t _{AA}	Address Access Time	—	45	—	55	—	60	—	65	—	70	ns
t _{ACS}	Chip Select Access Time	—	45	—	55	—	60	—	65	—	70	ns
t _{OE}	Output Enable to Output Valid	—	25	—	30	—	30	—	35	—	45	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High Z	—	20	—	20	—	25	—	25	—	30	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low Z	0	—	0	—	3	—	5	—	0	—	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low Z	5	—	5	—	5	—	5	—	5	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High Z	—	20	—	25	—	25	—	25	—	40	ns
t _{OH}	Output Hold from Address Change	5	—	5	—	10	—	10	—	—	10	ns
t _{PU} ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Deselect to Power-Down Time	—	45	—	55	—	65	—	65	—	70	ns
Write Cycle												
t _{WC}	Write Cycle Time	45	—	55	—	65	—	65	—	70	—	ns
t _{WP}	Write Pulse Width	35	—	45	—	50	—	55	—	55	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
t _{AW}	Address Valid to End of Write	40	—	50	—	60	—	65	—	65	—	ns
t _{CW}	Chip Select to End of Write	40	—	50	—	60	—	65	—	65	—	ns
t _{DW}	Data to Write Time Overlap	25	—	25	—	30	—	30	—	35	—	ns
t _{DH}	Data Hold Time	0	—	0	—	0	—	0	—	0	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High Z	—	25	—	25	—	25	—	25	—	30	ns
t _{OW} ⁽¹⁾	Output Active from End of Write	0	—	0	—	0	—	0	—	0	—	ns

NOTES:

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specifications only.

2823 t01 12



AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameter	7M4068LxxN						Unit
		-85		-100		-120		
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
tRC	Read Cycle Time	85	—	100	—	120	—	ns
tAA	Address Access Time	—	85	—	100	—	120	ns
tACS	Chip Select Access Time	—	85	—	100	—	120	ns
tOE	Output Enable to Output Valid	—	48	—	50	—	60	ns
tOHZ ⁽¹⁾	Output Disable to Output in High Z	—	33	—	35	—	40	ns
tOLZ ⁽¹⁾	Output Enable to Output in Low Z	0	—	0	—	0	—	ns
tCLZ ⁽¹⁾	Chip Select to Output in Low Z	5	—	5	—	5	—	ns
tCHZ ⁽¹⁾	Chip Deselect to Output in High Z	—	43	—	45	—	50	ns
tOH	Output Hold from Address Change	10	—	10	—	10	—	ns
tPU ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	ns
tPD ⁽¹⁾	Chip Deselect to Power-Down Time	—	85	—	100	—	120	ns
Write Cycle								
tWC	Write Cycle Time	85	—	100	—	120	—	ns
tWP	Write Pulse Width	65	—	75	—	90	—	ns
tAS	Address Set-up Time	2	—	5	—	5	—	ns
tAW	Address Valid to End of Write	82	—	90	—	100	—	ns
tCW	Chip Select to End of Write	80	—	85	—	100	—	ns
tDW	Data to Write Time Overlap	38	—	40	—	45	—	ns
tDH	Data Hold Time	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tWHZ ⁽¹⁾	Write Enable to Output in High Z	—	33	—	35	—	40	ns
tOW ⁽¹⁾	Output Active from End of Write	0	—	0	—	0	—	ns


NOTE:

1. This parameter is guaranteed by design, but not tested.

2823 161 13


TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾

T-46-23-14




2823 drw 08

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



2823 drw 09

TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)




2823 drw 10

NOTES:


1. $\overline{WE}$ is High for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with $\overline{CS}$ transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200mV$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{WE}$ CONTROLLED TIMING)^(1, 2, 3, 7)

T-46-23-14



2823 drw 11

TIMING WAVEFORM OF WRITE CYCLE NO. 2 ($\overline{CS}$ CONTROLLED TIMING)^(1, 2, 3, 5)

2823 drw 12

NOTES:

1. $\overline{WE}$ or $\overline{CS}$ must be high during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a low $\overline{CS}$ and a low $\overline{WE}$.
3. t_{WR} is measured from the earlier of $\overline{CS}$ or $\overline{WE}$ going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{CS}$ low transition occurs simultaneously with or after the $\overline{WE}$ low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200\text{mV}$ from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If $\overline{OE}$ is low during a $\overline{WE}$ controlled write cycle, the write pulse width must be the larger of t_{WR} or $(t_{WHZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If $\overline{OE}$ is high during a $\overline{WE}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

INTEGRATED DEVICE


IDT7M4068, IDT7MB4068
256K x 8 BICMOS/CMOS STATIC RAM MODULE

47E D 4825771 0010180 7 IDT
COMMERCIAL TEMPERATURE RANGE

PACKAGE DIMENSIONS


T-46-23-14

7M4068LxxN



2823 drw 13

7MB4068SxxP



2823 drw 14