

# MEMORY

## Buffered

# 2 M × 72 BIT

# SYNCHRONOUS DYNAMIC RAM DIMM

## MB8502S072AC-100/-84/-67

200-pin, 1-bank, based on 2 M × 8 BIT SDRAMs with PLL

### DESCRIPTION

The Fujitsu MB8502S072AC is a fully decoded, CMOS Synchronous Dynamic Random Access Memory (SDRAM) module consisting of nine MB81117822A devices which organized as two banks of 1 M × 8 bits. This module is possible to minimize the skews of input signals such as clock and address signal by the PLL clock driver and register buffers mounted. The MB8502S072AC is optimized for those applications requiring high speed, high performance and large memory storage, and high density memory organizations.

This module is ideally suited for supercomputers, workstations, high-end PCs, laser printers, high resolution graphic adapters, accelerators, and other applications where a simple interface is needed.

### PRODUCT LINE & FEATURES


Parameter		MB8502S072AC-100	MB8502S072AC-84	MB8502S072AC-67
Clock Frequency		100 MHz max.	84 MHz max.	67 MHz max.
Burst Mode Cycle Time		10 ns max. (CL = 4) 15 ns max. (CL = 3)	12 ns max. (CL = 4) 17 ns max. (CL = 3)	15 ns max. (CL = 4) 20 ns max. (CL = 3)
RAS Access Time		54.5 ns max.	56.5 ns max.	60.5 ns max.
CAS Access Time		24.5 ns max.	26.5 ns max.	30.5 ns max.
Output Valid from Clock		9 ns max. (CL = 4) 9.5 ns max. (CL = 3)	9 ns max. (CL = 4) 9.5 ns max. (CL = 3)	9.5 ns max. (CL = 4) 10.5 ns max. (CL = 3)
Power Dissipation	Burst Mode	5281 mW max.	4810 mW max.	4342 mW max.
	Power Down Mode	493 mW max.	428 mW max.	367 mW max.

- Buffered 200-pin DIMM Socket Type (Lead pitch: 1.27 mm)
- Conformed to JEDEC Standard
- Organization: 2,097,152 words × 72 bits (ECC)
- Memory: MB81117822A (2 M × 8, 2-bank) × 9 pcs.
- 3.3 V ±0.3 V Supply Voltage
- All input/output LVTTTL compatible
- 2048 Refresh Cycle every 32.8 ms
- Auto and Self Refresh
- CKE Power Down Mode
- Output Enable and Input Data Mask
- PLL Clock Driver/Register Buffer/Input Buffer
- Module size: 1.50" (height) × 6.05" (length) × 0.11" (thick)

# MB8502S072AC-100/-84/-67

## ■ PACKAGE

Plastic DIMM Package



(MDS-200P-P08)

### Package and Ordering Information


– 200-pad DIMM, order as MB8502S072AC-xxDG (DG = Gold Pad)

# MB8502S072AC-100/-84/-67

## ■ PIN ASSIGNMENTS

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	V <sub>CC</sub>	41	V <sub>SS</sub>	81	DQ <sub>15</sub>	121	DQ <sub>56</sub>	161	V <sub>SS</sub>
2	N.C.	42	A <sub>8</sub>	82	DQ <sub>14</sub>	122	V <sub>CC</sub>	162	DQ <sub>31</sub>
3	N.C.	43	A <sub>9</sub>	83	V <sub>SS</sub>	123	DQ <sub>55</sub>	163	DQ <sub>30</sub>
4	IN	44	V <sub>CC</sub>	84	DQ <sub>13</sub>	124	DQ <sub>54</sub>	164	V <sub>CC</sub>
5	OUT	45	N.C. (CKE <sub>1</sub> )	85	DQ <sub>12</sub>	125	V <sub>SS</sub>	165	DQ <sub>29</sub>
6	ID <sub>0</sub>	46	CKE <sub>0</sub>	86	V <sub>CC</sub>	126	DQ <sub>53</sub>	166	DQ <sub>28</sub>
7	ID <sub>1</sub>	47	V <sub>SS</sub>	87	DQ <sub>7</sub>	127	DQ <sub>52</sub>	167	V <sub>SS</sub>
8	V <sub>SS</sub>	48	$\overline{\text{CAS}}$	88	DQ <sub>6</sub>	128	V <sub>CC</sub>	168	DQ <sub>23</sub>
9	DQ <sub>67</sub>	49	N.C.	89	V <sub>SS</sub>	129	DQ <sub>47</sub>	169	DQ <sub>22</sub>
10	DQ <sub>66</sub>	50	V <sub>CC</sub>	90	DQ <sub>5</sub>	130	DQ <sub>46</sub>	170	V <sub>CC</sub>
11	V <sub>CC</sub>	51	V <sub>SS</sub>	91	DQ <sub>4</sub>	131	V <sub>SS</sub>	171	DQ <sub>21</sub>
12	DQ <sub>65</sub>	52	$\overline{\text{RAS}}$	92	V <sub>CC</sub>	132	DQ <sub>45</sub>	172	DQ <sub>20</sub>
13	DQ <sub>64</sub>	53	V <sub>SS</sub>	93	$\overline{\text{PDE}}$	133	DQ <sub>44</sub>	173	V <sub>SS</sub>
14	V <sub>SS</sub>	54	N.C.	94	PD <sub>1</sub>	134	V <sub>CC</sub>	174	N.C.
15	DQ <sub>63</sub>	55	N.C.	95	PD <sub>2</sub>	135	DQ <sub>39</sub>	175	N.C.
16	DQ <sub>62</sub>	56	V <sub>CC</sub>	96	PD <sub>3</sub>	136	DQ <sub>38</sub>	176	V <sub>CC</sub>
17	N.C.	57	A <sub>0</sub>	97	PD <sub>4</sub>	137	V <sub>SS</sub>	177	N.C.
18	DQ <sub>61</sub>	58	A <sub>1</sub>	98	N.C.	138	DQ <sub>37</sub>	178	V <sub>SS</sub>
19	DQ <sub>60</sub>	59	V <sub>SS</sub>	99	N.C.	139	DQ <sub>36</sub>	179	V <sub>SS</sub>
20	V <sub>CC</sub>	60	DQ <sub>35</sub>	100	V <sub>SS</sub>	140	V <sub>CC</sub>	180	N.C.
21	N.C.	61	DQ <sub>34</sub>	101	N.C.	141	A <sub>6</sub>	181	N.C.
22	N.C.	62	V <sub>CC</sub>	102	N.C.	142	A <sub>7</sub>	182	V <sub>CC</sub>
23	V <sub>SS</sub>	63	DQ <sub>33</sub>	103	V <sub>SS</sub>	143	V <sub>SS</sub>	183	DQ <sub>11</sub>
24	N.C.	64	DQ <sub>32</sub>	104	N.C.	144	A <sub>11</sub>	184	DQ <sub>10</sub>
25	N.C.	65	V <sub>SS</sub>	105	N.C.	145	N.C.	185	V <sub>SS</sub>
26	V <sub>CC</sub>	66	DQ <sub>27</sub>	106	N.C.	146	V <sub>CC</sub>	186	DQ <sub>9</sub>
27	DQ <sub>51</sub>	67	DQ <sub>26</sub>	107	ID <sub>2</sub>	147	DQM	187	DQ <sub>8</sub>
28	DQ <sub>50</sub>	68	V <sub>CC</sub>	108	DQ <sub>71</sub>	148	$\overline{\text{WE}}$	188	V <sub>CC</sub>
29	V <sub>SS</sub>	69	DQ <sub>25</sub>	109	DQ <sub>70</sub>	149	V <sub>SS</sub>	189	DQ <sub>3</sub>
30	DQ <sub>49</sub>	70	DQ <sub>24</sub>	110	V <sub>SS</sub>	150	N.C.	190	DQ <sub>2</sub>
31	DQ <sub>48</sub>	71	V <sub>SS</sub>	111	DQ <sub>69</sub>	151	CLK	191	V <sub>SS</sub>
32	V <sub>CC</sub>	72	DQ <sub>19</sub>	112	DQ <sub>68</sub>	152	V <sub>CC</sub>	192	DQ <sub>1</sub>
33	DQ <sub>43</sub>	73	DQ <sub>18</sub>	113	V <sub>CC</sub>	153	N.C. ( $\overline{\text{CS}}_1$ )	193	DQ <sub>0</sub>
34	DQ <sub>42</sub>	74	V <sub>CC</sub>	114	N.C.	154	$\overline{\text{CS}}_0$	194	PD <sub>5</sub>
35	V <sub>SS</sub>	75	DQ <sub>17</sub>	115	V <sub>SS</sub>	155	V <sub>SS</sub>	195	PD <sub>6</sub>
36	DQ <sub>41</sub>	76	DQ <sub>16</sub>	116	N.C.	156	N.C.	196	PD <sub>7</sub>
37	DQ <sub>40</sub>	77	V <sub>SS</sub>	117	DQ <sub>59</sub>	157	A <sub>10</sub>	197	PD <sub>8</sub>
38	V <sub>CC</sub>	78	N.C.	118	DQ <sub>58</sub>	158	V <sub>CC</sub>	198	V <sub>CC</sub>
39	A <sub>4</sub>	79	N.C.	119	V <sub>SS</sub>	159	A <sub>2</sub>	199	N.C.
40	A <sub>5</sub>	80	V <sub>CC</sub>	120	DQ <sub>57</sub>	160	A <sub>3</sub>	200	N.C.

# MB8502S072AC-100/-84/-67



## ■ PIN DESCRIPTIONS


Symbol	I/O	Function	Symbol	I/O	Function
A <sub>0</sub> to A <sub>11</sub>	I	Address Input	DQ <sub>0</sub> to DQ <sub>71</sub>	I/O	Data Input/Data Output
$\overline{\text{RAS}}$	I	Row Address Strobe	V <sub>CC</sub>	—	Power Supply (+3.3 V)
$\overline{\text{CAS}}$	I	Column Address Strobe	V <sub>SS</sub>	—	Ground (0 V)
$\overline{\text{WE}}$	I	Write Enable	N.C.	—	No Connection
DQM	I	Data (DQ) Mask	PD <sub>1</sub> to PD <sub>8</sub>	O	Presence Detect
CLK	I	Clock Input	ID <sub>0</sub> to ID <sub>2</sub>	O	ID bit
CKE <sub>0</sub>	I	Clock Enable	$\overline{\text{PDE}}$	I	Presence Detect Enable
$\overline{\text{CS}}_0$	I	Chip Select			

# MB8502S072AC-100/-84/-67

## ■ PRESENCE DETECT(PD) / ID DEFINITION

Symbol	MB8502S072AC -100	MB8502S072AC -84	MB8502S072AC -67	Description of PD/ID
PD <sub>1</sub>	H	H	H	MODULE CONFIGURATION, SDRAM ORGANIZATION, AND ADDRESSING; Module Configuration: 2 M × 72 Mounted SDRAM Configuration: 2 M × 8 SDRAM Address (Row/Column): 12/9
PD <sub>2</sub>	L	L	L	
PD <sub>3</sub>	L	L	L	
PD <sub>4</sub>	H	H	H	
PD <sub>5</sub>	H	L	H	MODULE SPEED; 10 ns: PD <sub>5</sub> = H, PD <sub>6</sub> = L 12 ns: PD <sub>5</sub> = L, PD <sub>6</sub> = H 15 ns: PD <sub>5</sub> = H, PD <sub>6</sub> = H
PD <sub>6</sub>	L	H	H	
PD <sub>7</sub>	H	H	H	BUFFERING; Buffered: PD <sub>7</sub> = H
PD <sub>8</sub>	H	H	H	BYTE WRITE; Word: PD <sub>8</sub> = H
ID <sub>0</sub>	OPEN	OPEN	OPEN	COLUMN TO COLUMN COMMAND INTERVAL; 1 Clock: ID <sub>0</sub> = OPEN
ID <sub>1</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	READ PRECHARGE POSITION; No Early RAS: ID <sub>1</sub> = V <sub>SS</sub>
ID <sub>2</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	POWER; Normal: ID <sub>2</sub> = V <sub>SS</sub>

# MB8502S072AC-100/-84/-67



# MB8502S072AC-100/-84/-67

## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value		Unit
		Min.	Max.	
Supply Voltage*	V <sub>CC</sub>	-0.5	+4.6	V
Input Voltage*	V <sub>IN</sub>	-0.5	+4.6	V
Output Voltage*	V <sub>OUT</sub>	-0.5	+4.6	V
Storage Temperature	T <sub>STG</sub>	-55	+125	°C
Power Dissipation	P <sub>D</sub>	—	12	W
Output Current (D.C.)	I <sub>OUT</sub>	-50	+50	mA

\* : Voltages referenced to V<sub>SS</sub> (= 0 V)

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Value			Unit
			Min.	Typ.	Max.	
Supply Voltage	*1	V <sub>CC</sub>	3.0	3.3	3.6	V
		V <sub>SS</sub>	0	0	0	V
Input High Voltage, All Inputs	*1	V <sub>IH</sub>	2.0	—	V <sub>CC</sub> +0.5	V
Input Low Voltage, All Inputs	*1	V <sub>IL</sub>	-0.5	—	0.8	V
Ambient Temperature		T <sub>A</sub>	0	—	+70	°C

\*1. Voltages referenced to V<sub>SS</sub> (= 0 V)

**WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## ■ CAPACITANCE

(V<sub>CC</sub> = +3.3 V, f = 1 MHz, T<sub>A</sub> = +25°C)

Parameter	Symbol	Value		Unit	
		Min.	Max.		
Input Capacitance	A <sub>0</sub> to A <sub>11</sub>	C <sub>IN1</sub>	—	10	pF
	RAS, CAS, WE	C <sub>IN2</sub>	—	10	pF
	CS <sub>0</sub>	C <sub>IN3</sub>	—	10	pF
	CKE <sub>0</sub>	C <sub>IN4</sub>	—	10	pF
	CLK	C <sub>IN5</sub>	—	10	pF
	DQM	C <sub>IN6</sub>	—	10	pF
Input/Output Capacitance	DQ <sub>0</sub> to DQ <sub>71</sub>	C <sub>DQ</sub>	—	13	pF

# MB8502S072AC-100/-84/-67

## ■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Parameter	Notes	Symbol	Condition	Value		Unit
				Min.	Max.	
Operating Current (Average Power Supply Current)	*2	I <sub>CC1S</sub>	No Burst; t <sub>CK</sub> = min t <sub>RC</sub> = min One Bank Active	—	912	mA
				—	844	mA
				—	776	mA
		I <sub>CC1D</sub>	No Burst; t <sub>CK</sub> = min t <sub>RC</sub> = min All Banks Active	—	1360	mA
				—	1239	mA
				—	1119	mA
Precharge Standby Current (Power Supply Current)	*2	I <sub>CC2P</sub>	CKE = V <sub>IL</sub> , t <sub>CK</sub> = min All Banks Idle	—	137	mA
				—	119	mA
				—	102	mA
		I <sub>CC2N</sub>	CKE = V <sub>IH</sub> , t <sub>CK</sub> = min All Banks Idle	—	366	mA
				—	351	mA
				—	337	mA
Active Standby Current (Power Supply Current)	*2	I <sub>CC3P</sub>	CKE = V <sub>IL</sub> , t <sub>CK</sub> = min Any Bank Active	—	366	mA
				—	351	mA
				—	337	mA
		I <sub>CC3N</sub>	CKE = V <sub>IH</sub> , t <sub>CK</sub> = min Any Bank Active	—	546	mA
				—	531	mA
				—	517	mA
Burst Mode Current (Average Power Supply Current)	*2	I <sub>CC4</sub>	t <sub>CK</sub> = min	—	1467	mA
				—	1336	mA
				—	1206	mA
Auto-refresh Current (Average Power Supply Current)	*2	I <sub>CC5</sub>	Auto Refresh t <sub>CK</sub> = min t <sub>RC</sub> = min t <sub>RRD</sub> = min	—	1102	mA
				—	994	mA
				—	887	mA
Self-refresh Current (Average Power Supply Current)		I <sub>CC6</sub>	t <sub>CK</sub> = V <sub>IL</sub>	—	114	mA
				—	99	mA
				—	85	mA
Input Leakage Current (All Inputs Except DQ)		I <sub>I(L)</sub>	V <sub>IN</sub> = 0 V V <sub>IN</sub> = V <sub>CC</sub>	-10	10	μA
				-10	10	
Input Hold Current (All Inputs Except CLK, $\overline{\text{PDE}}$ , DQ)		I <sub>I(Hold)</sub>	V <sub>IN</sub> = 0.8 V V <sub>IN</sub> = 2 V	75	—	μA
				—	-75	
Output Leakage Current (All DQ)		I <sub>O(L)</sub>	Output is disabled (Hi-Z) 0 V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> 3.0 V ≤ V <sub>CC</sub> ≤ 3.6 V	-10	10	μA
LVTTL Output High Voltage	*1	V <sub>OH</sub>	I <sub>OH</sub> = -2.0 mA	2.4	—	V
LVTTL Output Low Voltage	*1	V <sub>OL</sub>	I <sub>OL</sub> = +2.0 mA	—	0.4	V

**Notes:** \*1. Voltages referenced to V<sub>SS</sub> (= 0 V)

\*2. I<sub>CC</sub> depends on the output termination, load conditions, clock cycle rate and signal clock rate.  
The specified values are obtained with the output open and no termination register.

\*3. An initial pause (DESL on NOP) of 200 μs is required after power-on followed by a minimum of eight Auto-refresh cycles.



# MB8502S072AC-100/-84/-67

## ■ AC CHARACTERISTICS

### (1) BASE CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Notes	Symbol	MB8502S072AC -100		MB8502S072AC -84		MB8502S072AC -67		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
1	Clock Period	CL = 4	t <sub>CK</sub>	10	20	12	20	15	20	ns
		CL = 3		15	20	17	20	20	20	ns
2	Clock High Time		t <sub>CH</sub>	4	—	4.8	—	6	—	ns
3	Clock Low Time		t <sub>CL</sub>	4	—	4.8	—	6	—	ns
4	$\overline{\text{CS}}$ Set Up Time		t <sub>SC</sub>	3.4	—	3.4	—	3.4	—	ns
5	$\overline{\text{CS}}$ Hold Time		t <sub>HC</sub>	1	—	1	—	1	—	ns
6	Input Set Up Time		t <sub>SI</sub>	3.4	—	3.4	—	3.4	—	ns
7	Input Hold Time		t <sub>HI</sub>	1	—	1	—	1	—	ns
8	Data Input Set Up Time		t <sub>SID</sub>	3.5	—	3.5	—	3.5	—	ns
9	Data Input Hold Time		t <sub>HID</sub>	1.5	—	1.5	—	1.5	—	ns
10	Output Valid from Clock (t <sub>CLK</sub> = min)	*1, *2 CL = 4	t <sub>AC</sub>	—	9	—	9	—	9.5	ns
		CL = 3		—	9.5	—	9.5	—	10.5	
11	Output in Low-Z		t <sub>OLZ</sub>	2.5	—	2.5	—	2.5	—	ns
12	Output in High-Z	*3	t <sub>OHZ</sub>	2.5	—	2.5	—	2.5	—	ns
13	Output Hold Time		t <sub>OH</sub>	2.5	—	2.5	—	2.5	—	ns
14	Time between Refresh		t <sub>REF</sub>	—	32.8	—	32.8	—	32.8	ms
15	Transition Time		t <sub>T</sub>	0.5	2	0.5	2	0.5	2	ns
16	Power Down Exit Time		t <sub>PDE</sub>	3.5	—	4.5	—	5.5	—	ns

# MB8502S072AC-100/-84/-67

## (2) BASE VALUES FOR CLOCK COUNT/LATENCY

No.	Parameter	Notes	Symbol	MB8502S072AC -100		MB8502S072AC -84		MB8502S072AC -67		Unit
				Min.	Max.	Min.	Max.	Min..	Max.	
1	$\overline{\text{RAS}}$ Cycle Time	*4	t <sub>RC</sub>	90	—	100	—	110	—	ns
2	$\overline{\text{RAS}}$ Access Time	*5	t <sub>RAC</sub>	—	54.5	—	56.5	—	60.5	ns
3	$\overline{\text{CAS}}$ Access Time	*6, *9	t <sub>CAC</sub>	—	24.5	—	26.5	—	30.5	ns
4	$\overline{\text{RAS}}$ Precharge Time		t <sub>RP</sub>	30	—	35	—	40	—	ns
5	$\overline{\text{RAS}}$ Active Time		t <sub>RAS</sub>	60	100000	65	100000	70	100000	ns
6	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	*7	t <sub>RCD</sub>	30	—	30	—	30	—	ns
7	Write Recovery Time		t <sub>WR</sub>	10	—	12	—	15	—	ns
8	Write Precharge Time		t <sub>RWL</sub>	10	—	12	—	15	—	ns
9	$\overline{\text{RAS}}$ to $\overline{\text{RAS}}$ Bank Active Delay Time		t <sub>RRD</sub>	30	—	30	—	30	—	ns

## (3) CLOCK COUNT FORMULA (\*8)

$$\text{Clock} \geq \frac{\text{Base Value}}{\text{Clock Period}} \quad (\text{Round off a whole number})$$

## (4) LATENCY (The latency values on these parameters are fixed regardless of clock period.)


No.	Parameter	Symbol	MB8502S072AC -100	MB8502S072AC -84	MB8502S072AC -67	Unit
1	CKE to Clock Disable	I <sub>CKE</sub>	2	2	2	Cycle
2	DQM to Output in High-Z	I <sub>DQZ</sub>	3	3	3	Cycle
3	DQM to Input Data Delay	I <sub>DQD</sub>	1	1	1	Cycle
4	Last Output to Write Command Delay	I <sub>OWD</sub>	1	1	1	Cycle
5	Write Command to Input Data Delay	I <sub>DWD</sub>	1	1	1	Cycle
6	Precharge to Output in High-Z Delay	CL = 4	4	4	4	Cycle
		CL = 3	3	3	3	Cycle
7	Mode Register Access to Bank Active (min)	I <sub>MRD</sub>	2	2	2	Cycle
8	$\overline{\text{CAS}}$ to $\overline{\text{CAS}}$ Delay (min)	I <sub>CCD</sub>	1	1	1	Cycle
9	$\overline{\text{CAS}}$ Bank Delay (min)	I <sub>CBD</sub>	1	1	1	Cycle

# MB8502S072AC-100/-84/-67

- Notes:**
- \*1. Assumes  $t_{RCD}$  and  $t_{CAC}$  are satisfied.
  - \*2.  $t_{AC}$  also specifies the access time at burst mode except for first access.
  - \*3. Specified where output buffer is no longer driven.
  - \*4. Actual clock count of  $t_{RC}$  ( $I_{RC}$ ) will be sum of clock count of  $t_{RAS}$  ( $I_{RAS}$ ) and  $t_{RP}$  ( $I_{RP}$ ).
  - \*5.  $t_{RAC}$  is a reference value. Maximum value is obtained from the sum of  $t_{RCD}$  (min) and  $t_{CAC}$  (max).
  - \*6. Assumes  $t_{RAC}$  and  $t_{AC}$  are satisfied.
  - \*7. Operation within the  $t_{RCD}$  (min) ensures that  $t_{RAC}$  can be met; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (min), access time is determined by  $t_{CAC}$  and  $t_{AC}$ .  
All clock counts are calculated by a simple formula:  
clock count equals base value divided by clock period (round off to a whole number).
  - \*9. The  $I_{CAC}$  ( $\overline{CAS}$  latency: CL) is programmed by the mode register.
  - \*10. An initial pause (DESL on NOP) of 200  $\mu s$  is required after power-up followed by a minimum of eight Auto-refresh cycles.
  - \*11. 1.4 V or  $V_{REF}$  is the reference level for measuring timing of signals.  
Transition times are measured between  $V_{IH}$  (min) and  $V_{IL}$  (max).
  - \*12. AC characteristics assume  $t_t = 1$  ns and 30 pF of capacitive load.
- \*Source: See MB81117822A Data Sheet for details on the electricals.

# MB8502S072AC-100/-84/-67


## ■ AC OPERATING TEST CONDITION (Example of AC Test Load Circuit)



# MB8502S072AC-100/-84/-67

## ■ PACKAGE DIMENSION

### 200-PAD PLASTIC DUAL IN-LINE TYPE MODULE (CASE No.: MDS-200P-P08)



© 1996 FUJITSU LIMITED M200008SC-1-1

Dimension in mm (inches)

## FUJITSU LIMITED

*For further information please contact:*

### **Japan**

FUJITSU LIMITED  
Corporate Global Business Support Division  
Electronic Devices  
KAWASAKI PLANT, 4-1-1, Kamikodanaka  
Nakahara-ku, Kawasaki-shi  
Kanagawa 211-88, Japan  
Tel: (044) 754-3763  
Fax: (044) 754-3329

### **North and South America**

FUJITSU MICROELECTRONICS, INC.  
Semiconductor Division  
3545 North First Street  
San Jose, CA 95134-1804, U.S.A.  
Tel: (408) 922-9000  
Fax: (408) 432-9044/9045

### **Europe**

FUJITSU MIKROELEKTRONIK GmbH  
Am Siebenstein 6-10  
63303 Dreieich-Buchsschlag  
Germany  
Tel: (06103) 690-0  
Fax: (06103) 690-122

### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED  
#05-08, 151 Lorong Chuan  
New Tech Park  
Singapore 556741  
Tel: (65) 281-0770  
Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

#### **CAUTION:**

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.