## UT54ACS164245S

**RadHard Schmitt CMOS 16-bit Bidirectional MultiPurpose Transceiver Datasheet** 



January 17, 2001


### FEATURES

- Voltage translation
- 5V bus to 3.3V bus
- 3.3V bus to 5V bus
- Cold sparing
  - $1M\Omega$  minimum input impedance power-off
- 0.6µm Commercial RadHard<sup>TM</sup> CMOS
  - Total dose: 100K rad(Si)
- Single Event Latchup immune
- High speed, low power consumption
- Schmitt trigger inputs to filter noisy signals
- Available QML Q or V processes
- Standard Microcircuit Drawing 5962-98580
- Package:
  - 48-lead flatpack, 25 mil pitch (.390 x .640)

### DESCRIPTION

The 16-bit wide UT54ACS164245S MultiPurpose transceiver is built using UTMC's Commercial RadHard<sup>TM</sup> epitaxial CMOS technology and is ideal for space applications. This high speed, low power UT54ACS164245S transceiver is designed to perform multiple functions including: asynchronous two-way communication, signal buffering, voltage translation, and cold sparing. With V<sub>DD</sub> equal to zero volts, the UT54ACS164245S outputs and inputs present a minimum impedance of  $1M\Omega$  making it ideal for "cold spare" applications. Balanced outputs and low "on" output impedance make the UT54ACS164245S well suited for driving high capacitance loads and low impedance backplanes. The UT54ACS164245S enables system designers to interface 3.3 volt CMOS compatible components with 5 volt CMOS components. For voltage translation, the A port interfaces with the 3.3 volt bus; the B port interfaces with the 5 volt bus. The direction control (DIRx) controls the direction of data flow. The output enable (OEx) overrides the direction control and disables both ports. These signals can be driven from either port A or B. The direction and output enable controls operate these devices as either two independent 8-bit transceivers or one 16-bit transceiver.

### LOGIC SYMBOL



### PIN DESCRIPTION

Pin Names	Description	
OEx	Output Enable Input (Active Low)	
DIRx	Direction Control Inputs	
xAx	Side A Inputs or 3-State Outputs (3.3V Port)	
xBx	Side B Inputs or 3-State Outputs (5V Port)	

### FUNCTION TABLE

E <u>NAB</u> LE OEx	DIRECTION DIRx	OPERATION
L	L	B Data To A Bus
L	н	A Data To B Bus
Н	Х	Isolation

	Tob v	Iew	/	
			I	
DIR1	1	48		OE1
1B1	2	47		1A1
1B2	3	46		1A2
Vss	4	45		V <sub>SS</sub>
1B3	5	44		1A3
1B4	6	43		1A4
VDD1	7	42		VDD2
1B5	 8	41		1A5
1B6	9	40		1A6
Vss	10	39		V <sub>SS</sub>
1B7	11	38		1A7
1B8	 12	37		1A8
2B1	13	36		2A1
2B2	14	35		2A2
V <sub>SS</sub>	15	34		V <sub>SS</sub>
2B3	16	33		2A3
2B4	 17	32		2A4
VDD1	18	31		VDD2
2B5	19	30		2A5
2B6	20	29		2A6
V <sub>SS</sub>	21	28		٧ <sub>ss</sub>
2B7	22	27		2A7
2B8	23	26		2A8
DIR2	24	25		OE2

### 48-Lead Flatpack Top View

### POWER TABLE<sup>1</sup>


Port B	Port A	OPERATION	
5 Volts	3.3 Volts	Voltage Translator	
5 Volts	5 Volts	Non Translating	
3.3 Volts	3.3 Volts	Non Translating	
V <sub>SS</sub>	V <sub>SS</sub>	Cold Spare	
V <sub>SS</sub>	3.3V or 5V	Port B Cold Spare	

### NOTE:

1.  $V_{\text{DD2}}$  cannot be tied to  $V_{\text{SS}}$  while power is applied to  $V_{\text{DD1}}.$ 

Control signals DIRx and  $\overline{OEx}$  are 5 volt tolerant inputs. When  $V_{DD2}$  is at 3.3 volts, either 3.3 or 5 volt CMOS logic levels can be applied to all control inputs. For proper operation connect power to all  $V_{DD}$  and ground all  $V_{SS}$  pins (i.e., no floating  $V_{DD}$  or  $V_{SS}$  input pins). If  $V_{DD1}$  and  $V_{DD2}$  are not powered up together, then  $V_{DD2}$  should be powered up first for proper control of  $\overline{OE}$  and DIR. Until  $V_{DD2}$  reaches  $2.75V \pm 5\%$ , control of the outputs by  $\overline{OE}$  and DIR cannot be guaranteed. Tie unused inputs to  $V_{SS}$ . Always insure  $V_{DD1} \ge V_{DD2}$  during operation of the part.

### LOGIC DIAGRAM



### **RADIATION HARDNESS SPECIFICATIONS**<sup>1</sup>

PARAMETER	LIMIT	UNITS
Total Dose	1.0E5	rad(Si)
SEL Latchup	>120	MeV-cm <sup>2</sup> /mg
Neutron Fluence <sup>2</sup>	1.0E14	n/cm <sup>2</sup>

Notes:

Logic will not latchup during radiation exposure within the limits defined in the table.
 Not tested, inherent of CMOS technology.

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

SYMBOL	PARAMETER	LIMIT (Mil only)	UNITS
V <sub>I/O</sub>	Voltage any pin	3 to V <sub>DD1</sub> +.3	V
V <sub>DD1</sub>	Supply voltage	-0.3 to 6.0	V
V <sub>DD2</sub>	Supply voltage	-0.3 to 6.0	V
T <sub>STG</sub>	Storage Temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	+175	°C
$\Theta_{ m JC}$	Thermal resistance junction to case	20	°C/W
II	DC input current	±10	mA
P <sub>D</sub>	Maximum power dissipation	1	W

Note:

1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.

### DUAL SUPPLY OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMIT	UNITS
V <sub>DD1</sub>	Supply voltage	3.0 to 3.6 or 4.5 to 5.5	V
V <sub>DD2</sub>	Supply voltage	3.0 to 3.6 or 4.5 to 5.5	V
V <sub>IN</sub>	Input voltage any pin	0 to V <sub>DD1</sub>	V
T <sub>C</sub>	Temperature range	-55 to + 125	°C

# **DC ELECTRICAL CHARACTERISTICS** <sup>1</sup> ( -55°C < $T_C$ < +125°C)

SYMBOL	PARAMETER	CONDITION	MIN	МАХ	UNIT
$V_{T^+}$	Schmitt Trigger, positive going threshold <sup>2</sup>	V <sub>DD</sub> from 3.00 to 5.5		.7V <sub>DD</sub>	V
V <sub>T</sub> -	Schmitt Trigger, negative going threshold <sup>2</sup>	V <sub>DD</sub> from 3.00 to 5.5	.3V <sub>DD</sub>		V
$V_{H1}$	Schmitt Trigger range of hysteresis <sup>10</sup>	V <sub>DD</sub> from 4.5 to 5.5	0.6		V
V <sub>H2</sub>	Schmitt Trigger range of hysteresis <sup>10</sup>	V <sub>DD</sub> from 3.00 to 3.6	0.4		V
I <sub>IN</sub>	Input leakage current <sup>10</sup>	$V_{DD}$ from 3.6 to 5.5 $V_{IN} = V_{DD}$ or $V_{SS}$	-1	3	μΑ
I <sub>OZ</sub>	Three-state output leakage current <sup>10</sup>	$V_{DD}$ from 3.6 to 5.5 $V_{IN} = V_{DD}$ or $V_{SS}$	-1	3	μΑ
I <sub>CS</sub>	Cold sparing leakage current <sup>3</sup>	$V_{IN} = 5.5$ $V_{DD} = V_{SS}$	-1	5	μΑ
I <sub>OS1</sub>	Short-circuit output current <sup>6, 11</sup>	$V_{O} = V_{DD}$ or $V_{SS}$ $V_{DD}$ from 4.5 to 5.5	-200	200	mA
I <sub>OS2</sub>	Short-circuit output current <sup>6, 11</sup>	$V_{O} = V_{DD}$ or $V_{SS}$ $V_{DD}$ from 3.00 to 3.6	-100	100	mA
V <sub>OL1</sub>	Low-level output voltage <sup>4, 10</sup>	$I_{OL} = 8mA$ $I_{OL} = 100\mu A$ $V_{DD} = 4.5$		0.4 0.2	V
V <sub>OL2</sub>	Low-level output voltage <sup>4, 10</sup>	$I_{OL} = 8mA$ $I_{OL} = 100\mu A$ $V_{DD} = 3.00$		0.5 0.2	V
V <sub>OH1</sub>	High-level output voltage <sup>4, 10</sup>	$I_{OH}$ = -8mA $I_{OH}$ = -100 $\mu$ A $V_{DD}$ = 4.5	V <sub>DD</sub> - 0.7 V <sub>DD</sub> - 0.2		V
V <sub>OH2</sub>	High-level output voltage <sup>4, 10</sup>	$I_{OH}$ = -8mA $I_{OH}$ = -100 $\mu$ A $V_{DD}$ = 3.00	V <sub>DD</sub> - 0.9 V <sub>DD</sub> - 0.2		V

P <sub>total1</sub>	Power dissipation <sup>5,7, 8</sup>	C <sub>L</sub> = 50pF V <sub>DD</sub> from 4.5 to 5.5	2.0	mW/ MHz
P <sub>total2</sub>	Power dissipation <sup>5, 7, 8</sup>	$C_{L} = 50 \text{pF}$ $V_{DD} \text{ from } 3.00 \text{ to } 3.6$	1.5	mW/ MHz
I <sub>DD</sub>	Standby Supply Current V <sub>DD1</sub> or V <sub>DD2</sub> Pre-Rad 25°C Pre-Rad -55°C to +125°C Post-Rad 25°C	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 5.5$ $\overline{OE} = V_{DD}$ $\overline{OE} = V_{DD}$ $\overline{OE} = V_{DD}$	10 100 500	μΑ μΑ μΑ
C <sub>IN</sub>	Input capacitance <sup>9</sup>	f = 1MHz @ 0V V <sub>DD</sub> from 3.00 to 5.5	15	pF
C <sub>OUT</sub>	Output capacitance <sup>9</sup>	f = 1MHz @ 0V V <sub>DD</sub> from 3.00 to 5.5	15	pF

Notes:

1. All specifications valid for radiation dose  $\leq 1E5 \text{ rad}(Si)$  per MIL-STD-883, Method 1019.

2. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions:  $V_{IH} = V_{IH}(min) + 20\%$ , - 0%;  $V_{IL} = V_{IL}(max) + 0\%$ , - 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to  $V_{II\underline{H}}(min)$  and  $V_{IL}(max)$ . 3. All combinations of OEx and DIRx

4. Per MIL-PRF-38535, for current density  $\leq$  5.0E5 amps/cm<sup>2</sup>, the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pF-MHz.

5. Guaranteed by characterization.

6. Not more than one output may be shorted at a time for maximum duration of one second.

7. Power does not include power contribution of any CMOS output sink current.

8. Power dissipation specified per switching output.

9.Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V<sub>SS</sub> at frequency of 1MHz and a signal amplitude of 50mV rms maximum.

10.Guaranteed; tested on a sample of pins per device.

11. Supplied as a design limit, but not guaranteed or tested.

## AC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Port B = 5 Volt, Port A = 3.3 Volt)


SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t <sub>PLH</sub>	Propagation delay Data to Bus	1	20	ns
t <sub>PHL</sub>	Propagation delay Data to Bus	1	20	ns
t <sub>PZL</sub>	Output enable time OEx to Bus	1	18	ns
t <sub>PZH</sub>	Output enable time OEx to Bus	1	18	ns
t <sub>PLZ</sub>	Output disable time $\overline{OEx}$ to Bus high impedance	1	20	ns
t <sub>PHZ</sub>	Output disable time $\overline{OEx}$ to Bus high impedance	1	20	ns
$t_{PZL}^{2}$	Output enable time DIRx to Bus	1	18	ns
$t_{\text{PZH}}^{2}$	Output enable time DIRx to Bus	1	18	ns
$t_{PLZ}^2$	Output disable time DIRx to Bus high impedance	1	20	ns
$t_{\text{PHZ}}^2$	Output disable time DIRx to Bus high impedance	1	20	ns

 $(V_{DD1} = 5V \pm 10\%; V_{DD2} = 3.00V \text{ to } 3.6V, -55^{\circ}C < T_C < +125^{\circ}C)$ 

#### Notes:

1. All specifications valid for radiation dose  $\leq 1E5 \text{ rad}(Si) \text{ per } \underline{MIL}$ -STD-883, Method 1019.

2. DIRx to bus times are guaranteed by design, but not tested.  $\overline{\text{OEx}}$  to bus times are tested.



## AC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Port A = Port B, 5 Volt Operation)


SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t <sub>PLH</sub>	Propagation delay Data to Bus	1	15	ns
t <sub>PHL</sub>	Propagation delay Data to Bus	1	15	ns
t <sub>PZL</sub>	Output enable time $\overline{OE}x$ to Bus	1	12	ns
t <sub>PZH</sub>	Output enable time $\overline{OE}x$ to Bus	1	12	ns
t <sub>PLZ</sub>	Output disable time $\overline{OEx}$ to Bus high impedance	1	15	ns
t <sub>PHZ</sub>	Output disable time $\overline{OEx}$ to Bus high impedance	1	15	ns
t <sub>PZL</sub> <sup>2</sup>	Output enable time DIRx to Bus	1	12	ns
t <sub>PZH</sub> <sup>2</sup>	Output enable time DIRx to Bus	1	12	ns
t <sub>PLZ</sub> <sup>2</sup>	Output disable time DIRx to Bus high impedance	1	15	ns
t <sub>PHZ</sub> <sup>2</sup>	Output disable time DIRx to Bus high impedance	1	15	ns


 $(V_{DD1} = 5V \pm 10\%; V_{DD2} = \ 5.0V \pm 10\%, \ \text{-}55^{\circ}C < T_C < +125^{\circ}C)$ 

### Notes:

1. All specifications valid for radiation dose  $\leq 1E5 \text{ rad}(Si) \text{ per } \underline{\text{MIL}}$ -STD-883, Method 1019. 2. DIRx to bus times are guaranteed by design, but not tested. OEx to bus times are tested








## AC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Port A = Port B, 3.3 Volt Operation) ( $V_{DD1} = 3.00V$ to 3.6V; $V_{DD2} = 3.00V$ to 3.6V, $-55^{\circ}C < T_C < +125^{\circ}C$ )

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t <sub>PLH</sub>	Propagation delay Data to Bus	1	20	ns
t <sub>PHL</sub>	Propagation delay Data to Bus	1	20	ns
t <sub>PZL</sub>	Output enable time $\overline{OE}x$ to Bus	1	18	ns
t <sub>PZH</sub>	Output enable time $\overline{OE}x$ to Bus	1	18	ns
t <sub>PLZ</sub>	Output disable time $\overline{OE}x$ to Bus high impedance	1	20	ns
t <sub>PHZ</sub>	Output disable time $\overline{OE}x$ to Bus high impedance	1	20	ns
t <sub>PZL</sub> <sup>2</sup>	Output enable time DIRx to Bus	1	18	ns
t <sub>PZH</sub> <sup>2</sup>	Output enable time DIRx to Bus	1	18	ns
t <sub>PLZ</sub> <sup>2</sup>	Output disable time DIRx to Bus high impedance	1	20	ns
t <sub>PHZ</sub> <sup>2</sup>	Output disable time DIRx to Bus high impedance	1	20	ns


### Notes:

1. All specifications valid for radiation dose  $\leq 1E5 \text{ rad}(Si) \text{ per } \underline{MIL}$ -STD-883, Method 1019. 2. DIRx to bus times are guaranteed by design, but not tested. OEx to bus times are tested.





### PACKAGE



1. All exposed metalized areas are gold plated over electroplated nickel per MIL-PRF-38535.

2. The lid is electrically connected to VSS.

3. Lead finishes are in accordance with MIL-PRF-38535.

 $\underline{4}$  Lead position and colanarity are not measured.


 $\Delta$  ID mark symbol is vendor option.

(6) With solder, increase maximum by 0.003.

Figure 1. 48-Lead Flatpack

### **ORDERING INFORMATION**


### UT54ACS164245S: SMD



Notes:

1. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening.

### UT54ACS164245S



- Notes:
  1. Military Temperature Range flow per UTMC Manufacturing Flows Document. Devices are tested -55C, room temp, and 125C. Radiation neither tested nor guaranteed. 2. Prototype flow per UTMC Manufacturing Flows Document Tested at 25C only. Lead finish is gold only.