Dual TrenchPLUS FET Logic Level FET

Rev. 03 — 18 June 2010

**Product data sheet** 

## 1. Product profile

### 1.1 General description

Dual N-channel enhancement mode field-effect power transistor in SO20. Device is manufactured using NXP High-Performance Architecture (HPA) TrenchPLUS technology, featuring very low on-state resistance, integrated current sensing transistors and over temperature protection diodes.

### 1.2 Features and benefits

Integrated current sensors
 Integrated temperature sensors

Power distribution

Solenoid drivers

### **1.3 Applications**

- Lamp switching
- Motor drive systems

### 1.4 Quick reference data

Table 1.	Quick reference da	Ita				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
FET1 and	FET2 static charact	eristics				
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 10 \text{ A};$ $T_j = 25 \text{ °C}; \text{ see } Figure 15;$ see Figure 16	-	9.8	11.5	mΩ
I <sub>D</sub> /I <sub>sense</sub>	ratio of drain current to sense current	T <sub>j</sub> = 25 °C; V <sub>GS</sub> = 5 V; see <u>Figure 17</u>	6193	6881	7569	A/A
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	I <sub>D</sub> = 250 μA; V <sub>GS</sub> = 0 V; T <sub>j</sub> = 25 °C	65	-	-	V



### Dual TrenchPLUS FET Logic Level FET

## 2. Pinning information

Table 2.	Pinning	j information		
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G1	gate 1		
2	IS1	current sense 1	- 20 11 月月月月月月月月月	D1 A1 D2 A2
3	D1	drain		FET1 FET2
4	A1	anode 1	Þ	
5	C1	cathode 1		
6	G2	gate 2		
7	IS2	current sense 2	SOT163-1 (SO20)	
8	D2	drain 2	_ 、 ,	G1 IS1 S1 KS1 C1 G2 IS2 S2 KS2 C2 003aaa745
9	A2	anode 2		003484745
10	C2	cathode 2		
11	D2	drain 2		
12	KS2	Kelvin source 2		
13	S2	source 2		
14	S2	source 2		
15	D2	drain 2		
16	D1	drain 1		
17	KS1	Kelvin source 1		
18	S1	source 1		
19	S1	source 1		
20	D1	drain 1		

## 3. Ordering information

Table 3. Ordering	information		
Type number	Package		
	Name	Description	Version
BUK9MHH-65PNN	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1

**Dual TrenchPLUS FET Logic Level FET** 

## 4. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
FET1 and FET	2						
V <sub>DS</sub>	drain-source voltage	25 °C ≤ T <sub>j</sub> ≤ 150 °C		-	-	65	V
V <sub>DGR</sub>	drain-gate voltage	R <sub>GS</sub> = 20 kΩ; 25 °C ≤ T <sub>j</sub> ≤ 150 °C		-	-	65	V
V <sub>GS</sub>	gate-source voltage			-15	-	15	V
I <sub>D</sub>	drain current	$V_{GS} = 5 \text{ V}; \text{ T}_{sp} = 25 \text{ °C}; \text{ see } \frac{\text{Figure 1}}{\text{Figure 1}}$	[1][2]	-	-	15	А
		$V_{GS}$ = 5 V; $T_{sp}$ = 100 °C; see <u>Figure 1</u>	[1][2]	-	-	9.5	А
I <sub>DM</sub>	peak drain current	$T_{sp} = 25 \text{ °C}; \text{ pulsed}; t_p \le 10 \mu\text{s};$ see Figure 4		-	-	319	А
P <sub>tot</sub>	total power dissipation	T <sub>sp</sub> = 25 °C; see <u>Figure 2</u>		-	-	5	W
T <sub>stg</sub>	storage temperature			-55	-	150	°C
Tj	junction temperature			-55	-	150	°C
$V_{isol(FET-TSD)}$	FET to temperature sense diode isolation voltage			-	-	100	V
FET1 and FET	2 source-drain diode						
I <sub>S</sub>	source current	T <sub>sp</sub> = 25 °C	<u>[1][3]</u>	-	-	7	А
I <sub>SM</sub>	peak source current	pulsed; $t_p \le 10 \ \mu s$ ; $T_{sp} = 25 \ ^{\circ}C$		-	-	319	А
FET1 and FET	2 avalanche ruggednes	S					
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	$\begin{split} I_D &= 15.1 \text{ A};  V_{\text{sup}} = 65  \text{V};  V_{\text{GS}} = 5  \text{V}; \\ T_{j(\text{init})} &= 25 ^{\circ}\text{C}; \text{ unclamped}; \text{ see } \underline{\text{Figure 3}} \end{split}$	<u>[4][5][6]</u>	-	-	878	mJ
FET1 and FET	2 electrostatic discharg	e					
V <sub>ESD</sub>	electrostatic discharge	HBM; C = 100 pF; R = 1.5 k $\Omega$ ; all pins		-	-	0.15	kV
	voltage	HBM; C = 100 pF; R = 1.5 k $\Omega$ ; pins 8, 11 and 15 to pins 6, 7, 12, 13 and 14 shorted		-	-	4	kV
		HBM; C = 100 pF; R = 1.5 k $\Omega$ ; pins 3, 16 and 20 to pins 1, 2, 17, 18 and 19 shorted		-	-	4	kV

[1] Single device conducting.

[2] Continuous current is limited by package.

[3] Current is limited by chip power dissipation rating.


[4] Single-pulse avalanche rating limited by maximum junction temperature of 150 °C.

[5] Repetitive rating defined in avalanche rating figure.


[6] Refer to application note AN10273 for further information.

# **BUK9MHH-65PNN**

#### Dual TrenchPLUS FET Logic Level FET



### Dual TrenchPLUS FET Logic Level FET




## 5. Thermal characteristics

#### Table 5.Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
-			IVIIII	тур		
R <sub>th(j-sp)</sub>	thermal resistance	FET1	-	-	25	K/W
	from junction to solder point	FET2	-	-	25	K/W
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	mounted on a printed-circuit board; both channels conducting; zero heat sink area; see Figure 5	-	73	-	K/W
		mounted on a printed-circuit board; both channels conducting; 200 mm <sup>2</sup> copper heat sink area; see <u>Figure 6</u>	-	60	-	K/W
		mounted on a printed-circuit board; both channels conducting; 400 mm <sup>2</sup> copper heat sink area; see <u>Figure 7</u>	-	51	-	K/W
		mounted on a printed-circuit board; one channel conducting; zero heat sink area; see <u>Figure 5</u>	-	105	-	K/W
		mounted on a printed-circuit board; one channel conducting; 200 mm <sup>2</sup> copper heat sink area; see <u>Figure 6</u>	-	90	-	K/W
		mounted on a printed-circuit board; one channel conducting; 400 mm <sup>2</sup> copper heat sink area; see <u>Figure 7</u>	-	70	-	K/W

# **BUK9MHH-65PNN**

**Dual TrenchPLUS FET Logic Level FET** 



Dual TrenchPLUS FET Logic Level FET


## 6. Characteristics

Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
FET1 and	I FET2 static characteristics					
V <sub>(BR)DSS</sub>	drain-source	$I_D = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_j = 25 \ ^\circ C$	65	-	-	V
	breakdown voltage	$I_D = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_j = -55 \ ^\circ C$	59	-	-	V
V <sub>GSth</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C};$ see <u>Figure 13</u> ; see <u>Figure 14</u>	1	1.5	2	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 150 \text{ °C};$ see <u>Figure 13</u> ; see <u>Figure 14</u>	0.5	-	-	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = -55 \text{ °C};$ see <u>Figure 13</u> ; see <u>Figure 14</u>	-	-	2.3	V
I <sub>DSS</sub>	drain leakage current	$V_{DS} = 52 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.02	3	μΑ
		$V_{DS} = 52 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 150 \text{ °C}$	-	-	125	μΑ
I <sub>GSS</sub>	gate leakage current	$V_{DS} = 0 \text{ V}; V_{GS} = 15 \text{ V}; T_j = 25 \text{ °C}$	-	2	300	nA
R <sub>DSon</sub>	drain-source on-state resistance	V <sub>GS</sub> = 4.5 V; I <sub>D</sub> = 10 A; T <sub>j</sub> = 25 °C; see <u>Figure 15</u> ; see <u>Figure 16</u>	-	-	12.6	mΩ
		$V_{GS} = 5 \text{ V}; I_D = 10 \text{ A}; T_j = 25 \text{ °C};$ see <u>Figure 15</u> ; see <u>Figure 16</u>	-	9.8	11.5	mΩ
		V <sub>GS</sub> = 5 V; I <sub>D</sub> = 10 A; T <sub>j</sub> = 150 °C; see <u>Figure 15</u> ; see <u>Figure 16</u>	-	-	21.9	mΩ
		V <sub>GS</sub> = 10 V; I <sub>D</sub> = 10 A; T <sub>j</sub> = 25 °C; see <u>Figure 15</u> ; see <u>Figure 16</u>	-	-	10.6	mΩ
I <sub>D</sub> /I <sub>sense</sub>	ratio of drain current to sense current	$V_{GS}$ = 5 V; $T_j$ = 25 °C; see <u>Figure 17</u>	6193	6881	7569	A/A
S <sub>F(TSD)</sub>	temperature sense diode temperature coefficient	I <sub>F</sub> = 250 μA; 25 °C ≤ T <sub>j</sub> ≤ 150 °C; see <u>Figure 18</u>	-5.4	-5.7	-6	mV/K
V <sub>F(TSD)</sub>	temperature sense diode forward voltage	$I_F = 250 \ \mu\text{A}; \ T_j = 25 \ ^\circ\text{C}; \ \text{see} \ \underline{Figure \ 18}$	2.855	2.9	2.945	V

#### Dual TrenchPLUS FET Logic Level FET

Table 6.	Characteristics continued					
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
FET1 and I	FET2 dynamic characterist	ics				
Q <sub>G(tot)</sub>	total gate charge	$I_D = 10 \text{ A}; V_{DS} = 52 \text{ V}; V_{GS} = 5 \text{ V};$	-	44.6	-	nC
Q <sub>GS</sub>	gate-source charge	see Figure 19	-	7.22	-	nC
$Q_{GD}$	gate-drain charge		-	16.8	-	nC
C <sub>iss</sub>	input capacitance	$V_{GS} = 0 V; V_{DS} = 25 V; f = 1 MHz;$	-	3643	-	pF
C <sub>oss</sub>	output capacitance	$T_j = 25 \text{ °C}; \text{ see } Figure 20$	-	496	-	pF
C <sub>rss</sub>	reverse transfer capacitance		-	186	-	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DS}$ = 30 V; $R_L$ = 3 $\Omega$ ; $V_{GS}$ = 5 V;	-	40	-	ns
t <sub>r</sub>	rise time	$R_{G(ext)} = 10 \ \Omega$	-	76	-	ns
t <sub>d(off)</sub>	turn-off delay time	$V_{DS}$ = 30 V; $V_{GS}$ = 5 V; $R_{G(ext)}$ = 10 $\Omega$	-	188	-	ns
t <sub>f</sub>	fall time		-	108	-	ns
L <sub>D</sub>	internal drain inductance	from pin to center of die	-	0.9	-	nH
L <sub>S</sub>	internal source inductance	from source lead to source bonding pad	-	2	-	nH
FET1 and I	FET2 source-drain diode					
$V_{SD}$	source-drain voltage	I <sub>S</sub> = 10 A; V <sub>GS</sub> = 0 V; T <sub>j</sub> = 25 °C; see <u>Figure 21</u>	-	0.85	1.2	V
t <sub>rr</sub>	reverse recovery time	$I_{S} = 10 \text{ A}; \text{ d}I_{S}/\text{d}t = -100 \text{ A}/\mu\text{s};$	-	54	-	ns
Qr	recovered charge	$V_{GS} = -10 \text{ V}; V_{DS} = 30 \text{ V}$	-	0.131	-	nC

#### Table 6. Characteristics ... continued









Fig 10. Drain-source on-state resistance as a function of gate-source voltage; typical values, FET1 and FET2


# **BUK9MHH-65PNN**

#### **Dual TrenchPLUS FET Logic Level FET**




# **BUK9MHH-65PNN**

#### **Dual TrenchPLUS FET Logic Level FET**




#### **Dual TrenchPLUS FET Logic Level FET**



**Dual TrenchPLUS FET Logic Level FET** 

## 7. Package outline



#### Fig 22. Package outline SOT163-1 (SO20)

All information provided in this document is subject to legal disclaimers.

Dual TrenchPLUS FET Logic Level FET

## 8. Revision history

Table 7. Revision his	tory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK9MHH-65PNN v.3	20100618	Product data sheet	-	BUK9MHH-65PNN v.2
Modifications:	<ul> <li>Status char</li> </ul>	nged from objective to pro	duct.	
BUK9MHH-65PNN v.2	20100519	Objective data sheet	-	-

**Dual TrenchPLUS FET Logic Level FET** 

## 9. Legal information

### 9.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>http://www.nxp.com</u>.

### 9.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 9.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. The product is not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a weakness or default in the customer application/use or the application/use of customer's third party customer(s) (hereinafter both referred to as "Application"). It is customer's sole responsibility to check whether the NXP Semiconductors product is suitable and fit for the Application planned. Customer has to do all necessary testing for the Application in order to avoid a default of the Application and the product. NXP Semiconductors does not accept any liability in this respect.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### Dual TrenchPLUS FET Logic Level FET

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## **10. Contact information**

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I<sup>2</sup>C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

HD Radio and HD Radio logo — are trademarks of iBiquity Digital Corporation.

#### **Dual TrenchPLUS FET Logic Level FET**

## **11. Contents**

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values3
5	Thermal characteristics5
6	Characteristics7
7	Package outline12
8	Revision history13
9	Legal information14
9.1	Data sheet status14
9.2	Definitions14
9.3	Disclaimers
9.4	Trademarks
10	Contact information15

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2010.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 18 June 2010 Document identifier: BUK9MHH-65PNN