




Quad 2-Port Register/With Inverting And Non-Inverting Outputs

ELECTRICALLY TESTED PER:
MIL-M-38510/35001

LOGIC DIAGRAM



FUNCTION TABLE

Inputs			Outputs	
S	I ₀	I ₁	Q	Q̄
l	l	X	L	H
l	h	X	H	L
h	X	l	L	H
h	X	h	H	L

l = LOW Voltage Level one setup time prior to the
LOW-to-HIGH clock transition
h = HIGH Voltage Level one setup time prior to the
LOW-to-HIGH clock transition
L = LOW Voltage Level
H = HIGH Voltage Level
X = Immaterial

Military 54F398



AVAILABLE AS:

- 1) JAN: JM38510/35001BXA
- 2) SMD: N/A
- 3) 883: 54F398/BXAJC

X = CASE OUTLINE AS FOLLOWS:
PACKAGE: CERDIP: R
CERFLAT: S
LCC: 2

THE LETTER "M" APPEARS
BEFORE THE / ON LCC.


PIN ASSIGNMENTS

FUNCT.	DIL 732-03	FLATS 737-02	LCC 756A-02	BURN-IN (COND. A)
S	1	1	2	CP3
QA	2	2	3	VCC
Q̄A	3	3	4	VCC
I0A	4	4	5	GND
I1A	5	5	7	VCC
I1B	6	6	8	VCC
I0B	7	7	9	GND
QB	8	8	10	VCC
Q̄B	9	9	12	VCC
GND	10	10	13	GND
CP	11	11	14	CP1
QC	12	12	15	VCC
Q̄C	13	13	17	VCC
I0C	14	14	18	GND
I1C	15	15	19	VCC
I1D	16	16	20	VCC
I0D	17	17	17	GND
QD	18	18	18	VCC
Q̄D	19	19	19	VCC
VCC	20	20	20	VCC



BURN-IN CONDITIONS:
VCC = 5.0 V MIN/6.0 V MAX

54F398

LOGIC DIAGRAM





TEST CIRCUIT AND WAVEFORM



NOTES:

1. Pulse generator has the following characteristics:
 $t_r = t_f \leq 2.5$ ns, $PRR \leq 1.0$ MHz, $Z_{OUT} \approx 50 \Omega$.
2. Terminal conditions (pins not designated may be high ≥ 2.0 V, low ≤ 0.8 V, or open).
3. $C_L = 50$ pF $\pm 10\%$, including scope probe, wiring and stray capacitance, without package in test fixture.
4. Voltage measurements are to be made with respect to network ground terminal.
5. $R_L = 500 \Omega \pm 5.0\%$.

TEST CIRCUIT AND WAVEFORM

**NOTES:**

1. Terminal conditions (pins may be high ≥ 2.0 V, low ≤ 0.8 V, or open).
2. $C_L = 50$ pF $\pm 10\%$, including scope probe, wiring and stray capacitance, without package in test fixture.
3. $R_L = 500 \Omega \pm 5.0\%$.
4. f_{MAX} output is 1/2 of the input frequency.

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
	Static Parameters:	+ 25°C		+ 125°C		– 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V _{OH}	Logical "1" Output Voltage	2.5		2.5		2.5		V	V _{CC} = 4.5 V, I _{OH} = –1.0 mA, V _{IH} = 2.0 V or 5.5 V, V _{IL} = 0.8 V, S = 0.8 V or 2.0 V, CP = (See Note 1).
V _{OL}	Logical "0" Output Voltage		0.5		0.5		0.5	V	V _{CC} = 4.5 V, I _{OH} = 20 mA, V _{IH} = 2.0 V or 5.5 V, V _{IL} = 0.8 V, S = 0.8 V or 2.0 V, CP = (See Note 1).
V _{IC}	Input Clamping Voltage		–1.2					V	V _{CC} = 4.5 V, I _{IN} = –18 mA, other inputs are open.
I _{IH}	Logical "1" Input Current		20		20		20	μA	V _{CC} = 5.5 V, V _{IH} = 2.7 V, (other inputs are open), S = 0 V or (2.7 V).
I _{IHH}	Logical "1" Input Current		100		100		100	μA	V _{CC} = 5.5 V, V _{IHH} = 7.0 V, (other inputs are open), S = 0 V or (7.0 V).
I _{OS}	Output Short Circuit Current	–60	–150	–60	–150	–60	–150	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V, other inputs are open, V _{OUT} = 0 V, CP = (See Note 1).
I _{IL}	Logical "0" Input Current	–0.03	–0.6	–0.03	–0.6	–0.03	–0.6	mA	V _{CC} = 5.5 V, V _{IN} = 0.5 V, other inputs are open, S = 0 V, 5.5 V, or (0.5 V).
I _{OD}	Diode Current	60		60		60		mA	V _{CC} = 4.5 V, V _{IN} = 0 V, CP = (See Note 1), V _{out} = 2.5 V.
I _{CC}	Power Supply Current Off		38		38		38	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V (all inputs), CP = (See Note 1).
V _{IH}	Logical "1" Input Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V.
V _{IL}	Logical "0" Input Voltage		0.8		0.8		0.8	V	V _{CC} = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V _{CC} = 4.5 V, (Repeat at), V _{CC} = 5.5 V, V _{INL} = 0.5 V, V _{INH} = 2.5 V.

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
	Switching Parameters:	+ 25°C		+ 125°C		– 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t _{PHL1}	Propagation Delay /Data-Output High-Low	1.5	9.5	1.5	11.5	1.5	11.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω.
t _{PLH1}	Propagation Delay /Data-Output Low-High	1.5	7.5	1.5	9.5	1.5	9.5	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω.
f _{MAX}	Maximum Clock Frequency	100		80		80		MHz	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω.

NOTES:

1. Apply all voltages, then apply 3.0 V, 0 V, 3.0 V to CP then make measurements.