

T-79-08

# QUAD ULTRA MICROPOWER RAIL TO RAIL CMOS OPERATIONAL AMPLIFIER

#### **GENERAL DESCRIPTION**

The ALD 4706 is a quad monolithic CMOS ultra micropower high slew-rate operational amplifier intended for a broad range of analog applications using ±1V to ±6V dual power supply systems, as well as +2V to +12V battery operated systems. All device characteristics are specified for +5V single supply or ±2.5V dual supply systems. Total supply current for four operational amplifiers is 200µA maximum at 5V supply voltage. It is manufactured with Advanced Linear Devices' enhanced A CMOS silicon gate CMOS process.

The ALD 4706 is designed to offer a tradeoff of performance parameters providing a wide range of desired specifications. It offers the popular industry pin configuration of LM324 and ICL 7641 types.

The ALD 4706 has been developed specifically for the +5V single supply or ±1V to ±6V dual supply user. Several important characteristics of the device make application easier to implement at these voltages. First, each operational amplifier can operate with rail to rail input and output voltages. This means the signal input voltage and output voltage can be equal to or near to the positive and negative supply voltages. This feature allows numerous analog serial stages and flexibility in input signal bias levels. Secondly, each device was designed to accommodate mixed applications where digital and analog circuits may operate off the same power supply or battery. Thirdly, the output stage can typically drive up to 50pF capacitive and  $20\mbox{K}\Omega$  resistive loads. These features, combined with extremely low input currents, high open loop voltage gain of 100V/mV, useful bandwidth of 200KHz, a slew rate of 0.17V/µs, low power dissipation of 0.5mW, low offset voltage and temperature drift, make the ALD 4706 a versatile, ultra micropower quad operational amplifier.

The ALD 4706, designed and fabricated with silicon gate CMOS technology, offers 0.1pA typical input bias current. Due to low voltage and low power operation, reliability and operating characteristics, such as input bias currents and warm up time, are greatly improved.

#### ORDERING INFORMATION


	Operating T	emperature Range	
	-55°C to +125°C	0°C to +70°C	0°C to +70°C
+25°C V <sub>os</sub> (mV)	14-Pin CERDIP Package	24-Pin Small Outline Package (SOIC)	14-Pin Plastic Dip Package
2.0 5.0 10.0	ALD 4706A DB ALD 4706B DB ALD 4706 DB	ALD 4706A SF ALD 4706B SF ALD 4706 SF	ALD 4706A PB ALD 4706B PB ALD 4706 PB

Advanced Linear Devices, Inc. cannot assume liability for use of circuits described and reserves the right to change any circuitry and specifications without notice at any time. No circuit patent licenses are implied. Liability of circuits it manufactures is limited as covered under its standard product warranty policy. No life support applications are authorized @ 1990.

Tel: (408) 720-8737

Fax: (408) 720-8297

#### PIN CONFIGURATION



#### **FEATURES**

- All parameters specified for + 5V single supply or ± 2.5V dual supply systems
- Rail to rail input and output voltage ranges
- Unity gain stable
- Extremely low input bias currents 0.1pA
- High source impedance applications
- Dual power supply ±1.0V to ±6.0V
- Single power supply +2V to +12V
- High voltage gain
- Output short circuit protected
- Unity gain bandwidth of 0.2MHz
- Slew rate of 0.17V/us
- Power dissipation of 20µA per op amp
- Symmetrical output drive

#### **APPLICATIONS**

- · Voltage follower/buffer/amplifier
- Charge integrator
- Photodiode amplifier
- Data acquisition systems
- High performance portable instruments
- Signal conditioning circuits
- Sensor and transducer amplifiers
- Low leakage amplifiers
- Active filters
- Sample/Hold amplifier
- Picoammeter
  - Current to voltage converter

Advanced Linear Devices

5.53

### **QUAD ULTRA MICROPOWER RAIL TO RAIL CMOS OPERATIONAL AMPLIFIER**

ALD4706A/ALD4706B **ALD4706** 

## **ABSOLUTE MAXIMUM RATINGS**

Supply voltage, V <sub>DD</sub>	13.2V
Differential input voltage range	0.21/4-1/ .0.21/
Power dissipation	
Operating temperature range 4706XPB/4706XSF	600 mW
4706XDB	F500 + 40500
Storage temperature range	-55°C to +125°C
Lead temperature, 10 seconds	-65°C to +150°C

#### DC AND OPERATING ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$ $V_{DD} = 5.0V$ ( $V_S = \pm 2.5V$ in dual supply operation) unless otherwise specified

	Symbol	4706A				4706	3		4706			Test	
Parameter		Min	Тур	Max	Min		Max	Min	Тур	Max	Unit	Conditions	
Supply	V <sub>s</sub>	±1.0		±6.0	±1.0		±6.0	±1.0	Ϊ́	±6.0	V	Dual Supply	
Voltage	V <sub>DO</sub>	2.0		12.0	2.0	1	12.0	2.0		12.0	l v	Single Supply	
Input Offset	Vos		T	2.0	<b></b>	<del> </del>	5.0	1	<del>                                     </del>	10.0	mV	Β <sub>6</sub> ≤100ΚΩ	
Voltage	"		1	2.8	ļ		5.8	l	1	11.0	m۷	0°C≤T_≤+70°C	
Input Offset	los		0.1	20	<b>!</b>	0.1	20	$\vdash$	0.1	20	pΑ	T <sub>4</sub> = 25°C	
Current		1		200	1		200	1		200	pΑ	0°C≤T,≤+70°C	
Input Bias	I <sub>B</sub>		0.1	20		0.1	20		0.1	20	pΑ	T <sub>4</sub> = 25°C	
Current		ĺ	1	200		1	200			200	рΑ	0°C≤T,≤+70°C	
Input Voltage	V <sub>IR</sub>	0.0		5.0	0.0		5.0	0.0	<del>                                     </del>	5.0	V	V <sub>00</sub> = +5V	
Range		-2.5		+2.5	-2.5	ļ	+2.5	-2.5		+2.5	ľv	$V_{s} = \pm 2.5V$	
Input		1				1					<del></del>		
Resistance	R <sub>IN</sub>		1013			1013	İ		1013		Ω		
Input Offset											<del></del>		
Voltage Drift	TCV <sub>os</sub>		7			7	Ì	1	10		μV/°C	R <sub>e</sub> ≤100KΩ	
Power Supply	PSRR	65	83		65	83		60	83		dB	R <sub>e</sub> ≤100KΩ	
Rejection			1			[						,	
Ratio		65	83		65	83		60	83	l	dВ	0°C≤T <sub>4</sub> ≤+70°C	
Common Mode	CMRR	65	83		65	83		60	83		dВ	R <sub>s</sub> ≤100KΩ	
Rejection Ratio	Ī	65	83		65	83					`	ľ	
Haut		00	63		65	83		60	83		dΒ	0°C≤T <sub>A</sub> ≤+70°C	
Large Signal	A <sub>v</sub>	10	60		10	60		7	50		V/mV	R,=100ΚΩ	
Voltage Gain			300			300			300		V/mV	R ≥1MΩ	
		10			10			7			V/mV	R <sub>1</sub> =100KΩ	
Output	V <sub>o</sub> low		0.001	0.01		0.001	0.01						
Voltage	V high	4.99	4.999	0.01	4.99	4.999	0.01	4.99	0.001 4.999	0.01	V V	R <sub>L</sub> =1MΩ V <sub>00</sub> =5V 0°C≤T <sub>L</sub> ≤+70°C	
Range		_			4.00			7.55	4.000		•	0 031 <sub>A</sub> 3470 0	
	Volow Vohigh	2.25	-2.40 2.40	-2.25	2.25	-2.40	-2.25		-2.40	-2.25	V.	R <sub>L</sub> =100KΩ V <sub>s</sub> =±2.5	
	V <sub>o</sub> Iligii	2.23	2.40		2.25	2.40		2.25	2.40		٧	0°C≤T <sub>A</sub> ≤+7Ŏ°C	
Output Short Circuit	١,		200	i									
Current	l <sub>sc</sub>		200			200			200	- 1	μА		
Supply		$\vdash \dashv$	-		$\dashv$	-		$\dashv$		<del></del>		V <sub>IN</sub> =0V	
Current	Is	1 1	120	200	l	120	200	- 1	120	200	μΑ	No Load	
		├─┤			-			$\rightarrow$				2000	
Power	_						[	Í	ĺ	- 1		All amplifiers	
Dissipation	P <sub>D</sub>		- 1	1.0		- 1	1.0	ļ		1.0	mW	V <sub>s</sub> =±2.5V	
		1 1	- 1		- 1		1			ŀ	- 1		

5.54

# DC AND OPERATING ELECTRICAL CHARACTERISTICS (cont'd) $\rm T_A=25^{\circ}C~V_S=\pm2.5V~unless$ otherwise specified

Parameter S		1 4	1706A			4706B		Ĭ	4706			Test
	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Conditions
Input Capacitance	C <sub>IN</sub>		1			1			1		pF	
Bandwidth	B <sub>w</sub>		200			200			200		KHz	
Slew Rate	S <sub>R</sub>		0.17			0.17			0.17		V/μS	R <sub>L</sub> =100KΩ A <sub>y</sub> =+1
Rise time	t,	1	1.0			1.0			1.0		μS	R <sub>L</sub> =100KΩ
Overshoot Factor			20			20			20		%	R <sub>L</sub> = 100KΩ C <sub>L</sub> = 50pF
Settling Time	t,		10.0			10.0			10.0		μS	0.1% A <sub>v</sub> =1 C <sub>v</sub> = 50pF R <sub>v</sub> =100KΩ
Channel Separation	cs		140			140			140		dB	A <sub>v</sub> =100

#### $T_A = 25^{\circ}C$ $V_S = \pm 1.0V$ unless otherwise specified

Parameter			4706A			4706B			4706			Test
	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Conditions
Power Supply Rejection Ratio	PSRR		80			80	- · · · -		80		dB	R <sub>s</sub> ≤1MΩ
Common Mode Rejection Ratio	CMRR		80			80			80		dB	R <sub>s</sub> ≤1MΩ
Large Signal Voltage Gain	A,		50			50			50		V/mV	R <sub>L</sub> =1MΩ
Output Voltage Range	V <sub>o</sub> low V <sub>o</sub> high	0.90	-0.95 0.95	90	0.90	-0.95 0.95	-0.90	0.90	-0.95 0.95	-0.90	v	R <sub>L</sub> =1MΩ
Bandwidth	B <sub>w</sub>		200			200			200		KHz	
Slew Rate	S <sub>R</sub>	1	0.1			0.1			0.1		V/µS	A <sub>v</sub> =+1 C <sub>i</sub> =50pF

# $\rm V_{\rm S} = \pm 2.5 V - 55^{\circ}C \le T_{\rm A} \le + 125^{\circ}C$ unless otherwise specified

Parameter	<b>.</b>	4	706A I	DB	4	706B E	В		47016DB		Unit	Test
	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Conditions
Input Offset Voltage	V <sub>os</sub>			3.0			6.0			15.0	m∨	R <sub>s</sub> ≤1MΩ
Input Offset Current	l <sub>os</sub>		1	4		1	4		1	4	nA	
Input Bias Current	I <sub>B</sub>		1	4		1	4		1	4	nA	
Power Supply Rejection Ratio	PSRR	60	75		60	75		60	75		dB	R <sub>s</sub> ≤1MΩ
Common Mode Rejection Ratio	CMRR	60	83		60	83		60	83		dB	R <sub>s</sub> ≤1MΩ
Large Signal Voltage Gain	A,	10	50		10	50		7	50		V/mV	R <sub>L</sub> =1MΩ
Output Voltage Range	V <sub>o</sub> low V <sub>o</sub> high	2.25	-2.40 2.40		2.25	-2.40 2.40	-2.25	2.25	-2.40 2.40	-2.25	<b>V V</b>	R <sub>L</sub> =MΩ

#### ADVANCED LINEAR DEVICES

#### Design & Operating Notes:

- 1. The ALD 4706 CMOS operational amplifier uses a 3 gain stage architecture and an improved frequency compensation scheme to achieve large voltage gain, high output driving capability, and better frequency stability. In a conventional CMOS operational amplifier design, compensation is achieved with a pole splitting capacitor together with a nulling resistor. This method is, however, very bias dependent and thus cannot accomodate the large range of supply voltage operation as is required from a stand alone CMOS operational amplifier. The ALD 4706 is internally compensated for unity gain stability using a novel scheme that does not use a nulling resistor. This scheme produces a clean single pole roll off in the gain characteristics while providing for more than 70 degrees of phase margin at the unity gain frequency.
- 2. The ALD 4706 has complementary p-channel and n-channel input differential stages connected in parallel to accomplish rail to rail input common mode voltage range. This means that with the ranges of common mode obtage range. This means that with the ranges of common mode input voltage close to the power supplies, one of the two differential stages is switched off internally. To maintain compatibility with other operational amplifiers, this switching point has been selected to be about 1.5 V below the positive supply voltage. Since offset voltage trimming on the 4706 is made when the input voltage is symmetrical to the supply voltages, this internal switching does not affect a large variety of applications such as an inverting amplifier or non-inverting amplifier with a gain larger than 2.5 (5V operation), where the common mode voltage does not make excursions above this switching point. The user should however, be aware that this switching does take place if the operational amplifier is connected as a unity gain buffer and should make provision in his design to allow for input offset voltage variations.
- The input bias and offset currents are essentially input protection diode reverse bias leakage currents, and are typically less than 0.1pA

0256083 0000206 124 MI ALD at room temperature. This low input bias current assures that the


at room temperature. This low input bias current assures that the analog signal from the source will not be distorted by input bias currents. Normally, this extremely high input impedance of greater than  $10^{19}\,\Omega$  would not be a problem as the source impedance would limit the node impedance. However, for applications where source impedance is very high, it may be necessary to limit noise and hum pickup through proper shielding.

- 4. The output stage consists of class AB complementary output drivers, capable of driving a low resistance load. The output voltage swing is limited by the drain to source on-resistance of the output transistors as determined by the bias circuitry, and the value of the load resistor. When connected in the voltage follower configuration, the oscillation resistant feature, combined with the rail to rail input and output feature, makes an effective analog signal buffer for medium to high source impedance sensors, transducers, and other circuit networks.
- 5. The ALD 4706 operational amplifier has been designed to provide full static discharge protection. Internally, the design has been carefully implemented to minimize latch up. However, care must be exercised when handling the device to avoid strong static fields that may degrade a diode junction, causing increased input leakage currents. In using the operational amplifier, the user is advised to power up the circuit before, or simultaneously with, any input voltages applied and to limit input voltages to not exceed 0.3V of the power supply voltage levels.
- 6. The ALD 4706, with its ultra micropower operation, offers numerous benefits in reduced power supply requirements, less noise coupling and current spikes, less thermally induced drift, better overall reliability due to lower self heating, and lower input bias current. It requires practically no warm up time as the chip junction heats up to only 0.1° C above ambient temperature under most operating conditions.


#### TYPICAL PERFORMANCE CHARACTERISTICS

53E D


#### SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




# OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF LOAD RESISTANCE




# COMMON MODE INPUT VOLTAGE RANGE AS A FUNCTION OF SUPPLY VOLTAGE




# INPUT BIAS CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




5.56




#### INPUT OFFSET VOLTAGE AS A FUNCTION OF AMBIENT TEMPERATURE REPRESENTATIVE UNITS




INPUT OFFSET VOLTAGE AS A FUNCTION OF COMMON MODE INPUT VOLTAGE




LARGE-SIGNAL TRANSIENT RESPONSE




**OUTPUT VOLTAGE SWING AS A** 




# **OPEN LOOP VOLTAGE GAIN AS**



LARGE-SIGNAL TRANSIENT RESPONSE





SMALL-SIGNAL TRANSIENT RESPONSE





# V TO I AMPLIFIER

# RAIL TO RAIL VOLTAGE FOLLOWER/BUFFER












#### TWO STAGE HIGH GAIN AMPLIFIER

#### RAIL TO RAIL WINDOW COMPARATOR





#### HIGH INPUT IMPEDANCE RAIL TO RAIL PRECISION DC SUMMING AMPLIFIER



 $R_{IN} = 10 \text{ M}\Omega$  Accuracy limited by resistor tolerances and input offset voltage