



Integrated Device Technology, Inc.

**CMOS STATIC RAM**  
**16K (4K x 4-BIT)**

**IDT6168SA**  
**IDT6168LA**

T-46-23-08

**FEATURES:**

- High-speed (equal access and cycle time)
  - Military: 12/15/20/25/35/45/55/70/85/100ns (max.)
  - Commercial: 10/12/15/20/25/35ns (max.)
- Low power consumption
- Battery backup operation—2V data retention voltage (IDT6168LA only)
- Available in high-density 20-pin ceramic or plastic DIP, 20-pin SOIC, 20-pin SOJ, 20-pin CERPACK and 20-pin leadless chip carrier
- Produced with advanced CMOS high-performance technology
- CMOS process virtually eliminates alpha particle soft-error rates
- Bidirectional data input and output
- Military product compliant to MIL-STD-883, Class B

**DESCRIPTION:**

The IDT6168 is a 16,384-bit high-speed static RAM organized as 4K x 4. It is fabricated using IDT's high-performance, high-reliability CMOS technology. This state-of-the-art tech-

nology, combined with innovative circuit design techniques, provides a cost-effective approach for high-speed memory applications.


Access times as fast as 10ns are available. The circuit also offers a reduced power standby mode. When  $\overline{CS}$  goes HIGH, the circuit will automatically go to, and remain in, a standby mode as long as  $\overline{CS}$  remains HIGH. This capability provides significant system-level power and cooling savings. The low-power (LA) version also offers a battery backup data retention capability where the circuit typically consumes only 1 $\mu$ W operating off a 2V battery. All inputs and outputs of the IDT6168 are TTL-compatible and operate from a single 5V supply.

The IDT6168 is packaged in either a space saving 20-pin, 300 mil ceramic or plastic DIP, 20-pin CERPACK, 20-pin SOIC, 20-pin SOJ, or 20-pin leadless chip carrier, providing high board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

**5**

**FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.


**MILITARY AND COMMERCIAL TEMPERATURE RANGES**

**AUGUST 1992**


IDT6168SA/LA  
CMOS STATIC RAM 16K (4K x 4-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

**PIN CONFIGURATIONS**



DIP/SOIC/SOJ/CERPACK  
TOP VIEW



LCC  
TOP VIEW

**TRUTH TABLE(1)**

| Mode    | CS | WE | Output | Power   |
|---------|----|----|--------|---------|
| Standby | H  | X  | High-Z | Standby |
| Read    | L  | H  | DOUT   | Active  |
| Write   | L  | L  | DIN    | Active  |

NOTE:  
1. H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = Don't Care

**ABSOLUTE MAXIMUM RATINGS(1)**

| Symbol | Rating                               | Com'l.       | Mil.         | Unit |
|--------|--------------------------------------|--------------|--------------|------|
| VTERM  | Terminal Voltage with Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V    |
| TA     | Operating Temperature                | 0 to +70     | -55 to +125  | °C   |
| TBIAS  | Temperature Under Bias               | -55 to +125  | -65 to +135  | °C   |
| TSTG   | Storage Temperature                  | -55 to +125  | -65 to +150  | °C   |
| PT     | Power Dissipation                    | 1.0          | 1.0          | W    |
| IOUT   | DC Output Current                    | 50           | 50           | mA   |

NOTE:  
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**PIN DESCRIPTIONS**

| Name   | Description       |
|--------|-------------------|
| A0-A11 | Address Inputs    |
| CS     | Chip Select       |
| WE     | Write Enable      |
| I/O0-3 | Data Input/Output |
| Vcc    | Power             |
| GND    | Ground            |

**RECOMMENDED DC OPERATING CONDITIONS**

| Symbol          | Parameter          | Min.    | Typ. | Max. | Unit |
|-----------------|--------------------|---------|------|------|------|
| Vcc             | Supply Voltage     | 4.5     | 5.0  | 5.5  | V    |
| GND             | Supply Voltage     | 0       | 0    | 0    | V    |
| V <sub>IH</sub> | Input HIGH Voltage | 2.2     | —    | 6.0  | V    |
| V <sub>IL</sub> | Input LOW Voltage  | -0.5(1) | —    | 0.8  | V    |

NOTE:  
1. V<sub>IL</sub> (min.) = -3.0V for pulse width less than 20ns, once per cycle.

**CAPACITANCE (TA = +25°C, F = 1.0MHz)**

| Symbol           | Parameter(1)       | Conditions            | Max. | Unit |
|------------------|--------------------|-----------------------|------|------|
| C <sub>IN</sub>  | Input Capacitance  | V <sub>IN</sub> = 0V  | 7    | pF   |
| C <sub>OUT</sub> | Output Capacitance | V <sub>OUT</sub> = 0V | 7    | pF   |

NOTE:  
1. This parameter is determined by device characterization, but is not production tested.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

| Grade      | Temperature     | GND | VCC      |
|------------|-----------------|-----|----------|
| Military   | -55°C to +125°C | 0V  | 5V ± 10% |
| Commercial | 0°C to +70°C    | 0V  | 5V ± 10% |

**DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>**

(V<sub>CC</sub> = 5.0V ± 10%, V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = V<sub>CC</sub> - 0.2V)

| Symbol           | Parameter  | Power | 6168SA10 |      | 6168SA12 <sup>(4)</sup> |      | 6168SA15 <sup>(4)</sup> |      | 6168SA20<br>6168LA20 |      | Unit |
|------------------|--|-------|----------|------|-------------------------|------|-------------------------|------|----------------------|------|------|
|                  |  |       | Com'l.   | Mil. | Com'l.                  | Mil. | Com'l.                  | Mil. | Com'l.               | Mil. |      |
| I <sub>CC1</sub> | Operating Power Supply Current<br>CS ≤ V <sub>IL</sub> , Outputs Open,<br>V <sub>CC</sub> = Max., f = 0 <sup>(3)</sup>   | SA    | 120      | —    | 110                     | 120  | 110                     | 120  | 90                   | 100  | mA   |
|                  |  | LA    | —        | —    | —                       | —    | —                       | —    | 70                   | 80   |      |
| I <sub>CC2</sub> | Dynamic Operating Current<br>CS ≤ V <sub>IL</sub> , Outputs Open,<br>V <sub>CC</sub> = Max., f = f <sub>MAX</sub> <sup>(3)</sup>   | SA    | 175      | —    | 165                     | 175  | 145                     | 165  | 120                  | 120  | mA   |
|                  |  | LA    | —        | —    | —                       | —    | —                       | —    | 100                  | 110  |      |
| I <sub>SB</sub>  | Standby Power Supply Current<br>(TTL Level)<br>CS ≥ V <sub>IH</sub> , V <sub>CC</sub> = Max.,<br>Outputs Open, f = f <sub>MAX</sub> <sup>(3)</sup>   | SA    | 65       | —    | 65                      | 65   | 55                      | 60   | 45                   | 45   | mA   |
|                  |  | LA    | —        | —    | —                       | —    | —                       | —    | 30                   | 35   |      |
| I <sub>SB1</sub> | Full Standby Power Supply Current<br>(CMOS Level)<br>CS ≥ V <sub>HC</sub> , V <sub>CC</sub> = Max.,<br>V <sub>IN</sub> ≥ V <sub>HC</sub> or V <sub>IN</sub> ≤ V <sub>LC</sub> , f = 0 <sup>(3)</sup> | SA    | 20       | —    | 20                      | 20   | 20                      | 20   | 20                   | 20   | mA   |
|                  |  | LA    | —        | —    | —                       | —    | —                       | —    | 0.5                  | 5    |      |

**DC ELECTRICAL CHARACTERISTICS (CONTINUED)<sup>(1)</sup>**

(V<sub>CC</sub> = 5.0V ± 10%, V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = V<sub>CC</sub> - 0.2V)

5

| Symbol           | Parameter  | Power | 6168SA25<br>6168LA25 |      | 6168SA35<br>6168LA35 |      | 6168SA45/55<br>6168LA45/55 |       | 6168SA70 <sup>(2)</sup><br>6168LA70 <sup>(2)</sup> |      | Unit |
|------------------|--|-------|----------------------|------|----------------------|------|----------------------------|-------|--|------|------|
|                  |  |       | Com'l.               | Mil. | Com'l.               | Mil. | Com'l.                     | Mil.  | Com'l.   | Mil. |      |
| I <sub>CC1</sub> | Operating Power Supply Current<br>CS ≤ V <sub>IL</sub> , Outputs Open,<br>V <sub>CC</sub> = Max., f = 0 <sup>(3)</sup>   | SA    | 90                   | 100  | 90                   | 100  | —                          | 100   | —  | 100  | mA   |
|                  |  | LA    | 70                   | 80   | 70                   | 80   | —                          | 80    | —  | 80   |      |
| I <sub>CC2</sub> | Dynamic Operating Current<br>CS ≤ V <sub>IL</sub> , Outputs Open,<br>V <sub>CC</sub> = Max., f = f <sub>MAX</sub> <sup>(3)</sup>   | SA    | 110                  | 120  | 100                  | 110  | —                          | 110   | —  | 110  | mA   |
|                  |  | LA    | 90                   | 100  | 80                   | 90   | —                          | 80    | —  | 80   |      |
| I <sub>SB</sub>  | Standby Power Supply Current<br>(TTL Level)<br>CS ≥ V <sub>IH</sub> , V <sub>CC</sub> = Max.,<br>Outputs Open, f = f <sub>MAX</sub> <sup>(3)</sup>   | SA    | 35                   | 45   | 30                   | 35   | —                          | 35    | —  | 35   | mA   |
|                  |  | LA    | 25                   | 30   | 20                   | 25   | —                          | 25/20 | —  | 20   |      |
| I <sub>SB1</sub> | Full Standby Power Supply Current<br>(CMOS Level)<br>CS ≥ V <sub>HC</sub> , V <sub>CC</sub> = Max.,<br>V <sub>IN</sub> ≥ V <sub>HC</sub> or V <sub>IN</sub> ≤ V <sub>LC</sub> , f = 0 <sup>(3)</sup> | SA    | 3                    | 10   | 3                    | 10   | —                          | 10    | —  | 10   | mA   |
|                  |  | LA    | 0.5                  | 0.3  | 0.5                  | 0.3  | —                          | 0.3   | —  | 0.3  |      |

**NOTES:**

2955 tbl 07

1. All values are maximum guaranteed values.
2. Also available 85 and 100ns military devices.
3. f<sub>MAX</sub> = 1/trc, only address inputs are cycling at f<sub>MAX</sub>. f = 0 means no address inputs are changing.
4. Military values are preliminary only.

IDT6168SA/LA  
CMOS STATIC RAM 16K (4K x 4-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

**DC ELECTRICAL CHARACTERISTICS**  $V_{CC} = 5.0V \pm 10\%$

| Symbol          | Parameter              | Test Condition  | IDT6168SA    |                 | IDT6168LA       |                 | Unit |
|-----------------|------------------------|---|--------------|-----------------|-----------------|-----------------|------|
|                 |                        |   | Min.         | Max.            | Min.            | Max.            |      |
| I <sub>LI</sub> | Input Leakage Current  | $V_{CC} = \text{Max.}, V_{IN} = \text{GND to } V_{CC}$                                      | MIL<br>COM'L | —<br>10<br>2    | —<br>5<br>2     | —<br>5<br>2     | μA   |
| I <sub>LO</sub> | Output Leakage Current | $V_{CC} = \text{Max.}, \overline{CS} = V_{IH}, V_{OUT} = \text{GND to } V_{CC}$             | MIL<br>COM'L | —<br>10<br>2    | —<br>5<br>2     | —<br>5<br>2     | μA   |
| V <sub>OL</sub> | Output LOW Voltage     | $I_{OL} = 10\text{mA}, V_{CC} = \text{Min.}$<br>$I_{OL} = 8\text{mA}, V_{CC} = \text{Min.}$ |              | —<br>0.5<br>0.4 | —<br>0.5<br>0.4 | —<br>0.5<br>0.4 | V    |
| V <sub>OH</sub> | Output HIGH Voltage    | $I_{OL} = -4\text{mA}, V_{CC} = \text{Min.}$  |              | 2.4             | —               | 2.4             | V    |

2955 tbl 08

**DATA RETENTION CHARACTERISTICS** (LA Version Only)

$V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V$


| Symbol                          | Parameter                            | Test Condition  | IDT6168LA                      |                     |                    | Unit               |    |
|---------------------------------|--------------------------------------|---|--------------------------------|---------------------|--------------------|--------------------|----|
|                                 |                                      |   | Min.                           | Typ. <sup>(1)</sup> | Max.               |                    |    |
| V <sub>DR</sub>                 | V <sub>CC</sub> for Data Retention   | $\overline{CS} \geq V_{HC}$<br>$V_{IN} \geq V_{HC}$<br>or $\leq V_{LC}$ | 2.0                            | —                   | —                  | V                  |    |
| I <sub>CCDR</sub>               | Data Retention Current               |   | MIL.                           | —                   | 0.5 <sup>(2)</sup> | 100 <sup>(2)</sup> | μA |
|                                 |                                      |   | —                              | 1.0 <sup>(3)</sup>  | 150 <sup>(3)</sup> | —                  |    |
|                                 |                                      |   | COM'L.                         | —                   | 0.5 <sup>(2)</sup> | 20 <sup>(2)</sup>  | μA |
|                                 |                                      |   | —                              | —                   | 1.0 <sup>(3)</sup> | 30 <sup>(3)</sup>  |    |
| t <sub>CDR</sub> <sup>(5)</sup> | Chip Deselect to Data Retention Time |   | 0                              | —                   | —                  | ns                 |    |
| t <sub>R</sub> <sup>(5)</sup>   | Operation Recovery Time              |   | t <sub>RC</sub> <sup>(2)</sup> | —                   | —                  | ns                 |    |

2955 tbl 09

**NOTES:**

1. T<sub>A</sub> = +25°C.
2. at V<sub>CC</sub> = 2V
3. at V<sub>CC</sub> = 3V
4. t<sub>RC</sub> = Read Cycle Time.
5. This parameter is guaranteed by device characterization, but is not production tested.

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**



2955 drw 04

**AC TEST CONDITIONS**

|                               |                     |
|-------------------------------|---------------------|
| Input Pulse Levels            | GND to 3.0V         |
| Input Rise/Fall Times         | 5ns                 |
| Input Timing Reference Levels | 1.5V                |
| Output Reference Levels       | 1.5V                |
| AC Test Load                  | See Figures 1 and 2 |

2955 tbl 10




Figure 1. AC Test Load




Figure 2. AC Test Load  
(for tCHZ, tCLZ, tWHZ and tOW)

\*Includes scope and jig capacitances

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

| Symbol            | Parameter  | 6168SA10 <sup>(1)</sup> |      | 6168SA12 |      | 6168SA15 |      | 6168SA20/25<br>6168LA20/25 |       | Unit |
|-------------------|--|-------------------------|------|----------|------|----------|------|----------------------------|-------|------|
|                   |  | Min.                    | Max. | Min.     | Max. | Min.     | Max. | Min.                       | Max.  |      |
| <b>Read Cycle</b> |  |                         |      |          |      |          |      |                            |       |      |
| tRC               | Read Cycle Time                                  | 10                      | —    | 12       | —    | 15       | —    | 20/25                      | —     | ns   |
| tAA               | Address Access Time                              | —                       | 10   | —        | 12   | —        | 15   | —                          | 20/25 | ns   |
| tACS              | Chip Select Access Time                          | —                       | 10   | —        | 12   | —        | 15   | —                          | 20/25 | ns   |
| tCLZ              | Chip Select to Output in Low-Z <sup>(3)</sup>    | 3                       | —    | 3        | —    | 3        | —    | 5                          | —     | ns   |
| tCHZ              | Chip Deselect to Output in High-Z <sup>(3)</sup> | —                       | 6    | —        | 7    | —        | 8    | —                          | 10    | ns   |
| tOH               | Output Hold from Address Change                  | 3                       | —    | 3        | —    | 3        | —    | 3                          | —     | ns   |
| tPU               | Chip Select to Power-Up Time <sup>(3)</sup>      | 0                       | —    | 0        | —    | 0        | —    | 0                          | —     | ns   |
| tPD               | Chip Deselect to Power-Down Time <sup>(3)</sup>  | —                       | 10   | —        | 12   | —        | 15   | —                          | 20/25 | ns   |

2955 drw 11

AC ELECTRICAL CHARACTERISTICS (CONTINUED) (Vcc = 5.0V ± 10%, All Temperature Ranges)

| Symbol            | Parameter  | 6168SA35<br>6168LA35 |      | 6168SA45 <sup>(2)</sup><br>6168LA45 <sup>(2)</sup> |      | 6168SA55 <sup>(2)</sup><br>6168LA55 <sup>(2)</sup> |      | 6168SA70 <sup>(2)</sup><br>6168LA70 <sup>(2)</sup> |      | Unit |
|-------------------|--|----------------------|------|--|------|--|------|--|------|------|
|                   |  | Min.                 | Max. | Min.   | Max. | Min.   | Max. | Min.   | Max. |      |
| <b>Read Cycle</b> |  |                      |      |  |      |  |      |  |      |      |
| tRC               | Read Cycle Time                                  | 35                   | —    | 45   | —    | 55   | —    | 70   | —    | ns   |
| tAA               | Address Access Time                              | —                    | 35   | —  | 45   | —  | 55   | —  | 70   | ns   |
| tACS              | Chip Select Access Time                          | —                    | 35   | —  | 45   | —  | 55   | —  | 70   | ns   |
| tCLZ              | Chip Select to Output in Low-Z <sup>(3)</sup>    | 5                    | —    | 5  | —    | 5  | —    | 5  | —    | ns   |
| tCHZ              | Chip Deselect to Output in High-Z <sup>(3)</sup> | —                    | 15   | —  | 25   | —  | 25   | —  | 30   | ns   |
| tOH               | Output Hold from Address Change                  | 3                    | —    | 3  | —    | 3  | —    | 3  | —    | ns   |
| tPU               | Chip Select to Power-Up Time <sup>(3)</sup>      | 0                    | —    | 0  | —    | 0  | —    | 0  | —    | ns   |
| tPD               | Chip Deselect to Power-Down Time <sup>(3)</sup>  | —                    | 35   | —  | 40   | —  | 50   | —  | 60   | ns   |

NOTES:


- 0° to +70°C temperature range only.
- 55°C to +125°C temperature range only. Also available 85ns and 100ns devices.
- This parameter is guaranteed with AC Test load (Figure 2) by device characterization, but is not production tested.

2955 tbl 12

IDT6168SA/LA  
CMOS STATIC RAM 16K (4K x 4-BIT)


MILITARY AND COMMERCIAL TEMPERATURE RANGES

**TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1, 2)</sup>**



2955 drw 07

**TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 3)</sup>**



2955 drw 08

**NOTES:**

1. WE is HIGH for read cycle.
2.  $\overline{CS}$  is LOW for read cycle.
3. Device is continuously selected,  $\overline{CS} \leq V_{IL}$ .
3. Address valid prior to or coincident with  $\overline{CS}$  transition LOW.
4. Transition is measured  $\pm 200mV$  from steady state.

**AC ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = 5.0V ± 10%, All Temperature Ranges)

| Symbol           | Parameter                                       | Min. | 6168SA10 <sup>(1)</sup> |      | 6168SA12 |      | 6168SA15 |      | 6168SA20/25<br>6168LA20/25 |      |    |
|------------------|---|------|-------------------------|------|----------|------|----------|------|----------------------------|------|----|
|                  |   |      | Max.                    | Min. | Max.     | Min. | Max.     | Min. | Max.                       | Unit |    |
|                  |   |      | <b>Write Cycle</b>      |      |          |      |          |      |                            |      |    |
| t <sub>WC</sub>  | Write Cycle Time                                |      | 10                      | —    | 12       | —    | 15       | —    | 20                         | —    | ns |
| t <sub>CW</sub>  | Chip Select to End-of-Write                     |      | 10                      | —    | 12       | —    | 15       | —    | 20                         | —    | ns |
| t <sub>AW</sub>  | Address Valid to End-of-Write                   |      | 10                      | —    | 12       | —    | 15       | —    | 20                         | —    | ns |
| t <sub>AS</sub>  | Address Set-up Time                             |      | 0                       | —    | 0        | —    | 0        | —    | 0                          | —    | ns |
| t <sub>WP</sub>  | Write Pulse Width                               |      | 10                      | —    | 12       | —    | 15       | —    | 20                         | —    | ns |
| t <sub>WR</sub>  | Write Recovery Time                             |      | 0                       | —    | 0        | —    | 0        | —    | 0                          | —    | ns |
| t <sub>DW</sub>  | Data Valid to End-of-Write                      |      | 7                       | —    | 8        | —    | 9        | —    | 10                         | —    | ns |
| t <sub>DH</sub>  | Data Hold Time                                  |      | 0                       | —    | 0        | —    | 0        | —    | 0                          | —    | ns |
| t <sub>WHZ</sub> | Write Enable to Output in High-Z <sup>(3)</sup> |      | —                       | 4    | —        | 5    | —        | 6    | —                          | 7    | ns |
| t <sub>OW</sub>  | Output Active from End-of-Write <sup>(3)</sup>  |      | 0                       | —    | 0        | —    | 0        | —    | 0                          | —    | ns |

2955 tbl 13

**AC ELECTRICAL CHARACTERISTICS (CONTINUED)** (V<sub>CC</sub> = 5.0V ± 10%, All Temperature Ranges)

| Symbol           | Parameter                                       | 6168SA35<br>6168LA35 |      | 6168SA45 <sup>(2)</sup><br>6168LA45 <sup>(2)</sup> |      | 6168SA55 <sup>(2)</sup><br>6168LA55 <sup>(2)</sup> |      | 6168SA70 <sup>(2)</sup><br>6168LA70 <sup>(2)</sup> |      | Unit |    |
|------------------|---|----------------------|------|--|------|--|------|--|------|------|----|
|                  |   | Min.                 | Max. | Min.   | Max. | Min.   | Max. | Min.   | Max. |      |    |
|                  |   | <b>Write Cycle</b>   |      |  |      |  |      |  |      |      |    |
| t <sub>WC</sub>  | Write Cycle Time                                |                      | 30   | —  | 40   | —  | 50   | —  | 60   | —    | ns |
| t <sub>CW</sub>  | Chip Select to End-of-Write                     |                      | 30   | —  | 40   | —  | 50   | —  | 60   | —    | ns |
| t <sub>AW</sub>  | Address Valid to End-of-Write                   |                      | 30   | —  | 40   | —  | 50   | —  | 60   | —    | ns |
| t <sub>AS</sub>  | Address Set-up Time                             |                      | 0    | —  | 0    | —  | 0    | —  | 0    | —    | ns |
| t <sub>WP</sub>  | Write Pulse Width                               |                      | 30   | —  | 40   | —  | 50   | —  | 60   | —    | ns |
| t <sub>WR</sub>  | Write Recovery Time                             |                      | 0    | —  | 0    | —  | 0    | —  | 0    | —    | ns |
| t <sub>DW</sub>  | Data Valid to End-of-Write                      |                      | 15   | —  | 20   | —  | 20   | —  | 25   | —    | ns |
| t <sub>DH</sub>  | Data Hold Time                                  |                      | 0    | —  | 3    | —  | 3    | —  | 3    | —    | ns |
| t <sub>WHZ</sub> | Write Enable to Output in High-Z <sup>(3)</sup> |                      | —    | 13   | —    | 20   | —    | 25   | —    | 30   | ns |
| t <sub>OW</sub>  | Output Active from End-of-Write <sup>(3)</sup>  |                      | 0    | —  | 0    | —  | 0    | —  | 0    | —    | ns |


**NOTES:**

- 0° to +70°C temperature range only.
- 55°C to +125°C temperature range only. Also available 85ns and 100ns devices.
- This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

2955 tbl 14


5

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED TIMING)<sup>(1, 2, 5)</sup>**



2955 drw 09

**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED TIMING)<sup>(1, 2, 5)</sup>**



2955 drw 10

**NOTES:**


1.  $\overline{WE}$  or  $\overline{CS}$  must be HIGH during all address transitions.
2. A write occurs during the overlap of a LOW  $\overline{CS}$  and a LOW  $\overline{WE}$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going HIGH to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals should not be applied.
5. If the  $\overline{CS}$  low transition occurs simultaneously with or after the  $\overline{WE}$  low transition, the outputs remain in the high impedance state.
6. Transition is measured  $\pm 200\text{mV}$  from steady state.



IDT6168SA/LA  
CMOS STATIC RAM 16K (4K x 4-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

ORDERING INFORMATION



2955 drw 11

5