

TEXAS INSTR (ASIC/MEMORY)

TMS44100, TMS44100P
4 194 304-BIT
DYNAMIC RANDOM-ACCESS MEMORY
SMHS410F—SEPTEMBER 1989—REVISED DECEMBER 1992

- Organization . . . 4 194 304 × 1
- Single 5-V Power Supply ($\pm 10\%$ Tolerance)
- Performance Ranges:

ACCESS TIME (tRAC) (MAX)	ACCESS TIME (tCAC) (MAX)	ACCESS TIME (tAA) (MAX)	READ CYCLE (MIN)
TMS44100/P-60	60 ns	15 ns	30 ns
TMS44100/P-70	70 ns	18 ns	35 ns
TMS44100/P-80	80 ns	20 ns	40 ns

110 ns 130 ns 150 ns

- CAS-Before-RAS Refresh
- Long Refresh Period . . .
 - 1024-Cycle Refresh in 16 ms (Max)
 - 128 ms for Low Power, Self-Refresh Version (TMS44100P)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All Inputs/Outputs and Clocks are TTL Compatible
- High-Reliability Plastic 300-Mil 20/26-Lead Surface Mount (SOJ) Package, 20-Pin Zig-Zag In-line (Zip) Package, 20/26-Lead Thin Small Outline (TSOP) Package, and Reverse Thin Small Outline Package
- Operating Free-Air Temperature Range 0°C to 70°C

description

The TMS44100 series are high-speed 4 194 304-bit dynamic random-access memories, organized as 4 194 304 words of one bit each. They employ state-of-the-art EPIC™ (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low power at a low cost.

The TMS44100P series are high-speed, low power, self-refresh 4 194 304-bit dynamic random-access memories organized as 4 194 304-words of one bit each.

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. Maximum power consumption is as low as 385 mW operating and 6 mW standby.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

TMS44100, TMS44100P

4 194 304-BIT

DYNAMIC RANDOM-ACCESS MEMORY

SMHS410F—SEPTEMBER 1989—REVISED DECEMBER 1992



† The packages shown are for pinout reference only.

PIN NOMENCLATURE	
A0-A10	Address Inputs
CAS	Column-Address Strobe
D	Data In
NC	No Connection
Q	Data Out
RAS	Row-Address Strobe
W	Write Enable
VCC	5-V Supply
VSS	Ground

Copyright © 1992, Texas Instruments Incorporated

(continued)

The TMS44100 and TMS44100P are offered in a 300-mil 20/26-lead plastic surface mount SOJ package (DJ suffix), a 20-pin zig-zag in-line package (SD suffix), a 20/26-lead plastic small outline package (DGA suffix), and a 20/26-lead plastic small outline package reverse form (DGB suffix). All packages are characterized for operation from 0°C to 70°C.

operation

enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum RAS low time and the CAS page cycle time used.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of $\overline{\text{RAS}}$. The buffers act as transparent or flow-through latches while $\overline{\text{CAS}}$ is high. The falling edge of $\overline{\text{CAS}}$ edge of $\overline{\text{RAS}}$. The buffers act as transparent or flow-through latches while $\overline{\text{CAS}}$ is high. The falling edge of $\overline{\text{CAS}}$ latches the column addresses. This feature allows the TMS44100 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as the column address is valid rather than when CAS transitions low. This performance improvement is referred to as *enhanced page mode*. Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of $\overline{\text{CAS}}$. In this case, data is obtained after t_{CAC} max (access time from $\overline{\text{CAS}}$ low), if t_{AA} max (access time from column address) has been satisfied. In the event that column addresses for the next cycle are valid at the time $\overline{\text{CAS}}$ goes high, access time for the next cycle is determined by the later occurrence of t_{CAC} or t_{CPA} (access time from rising edge of $\overline{\text{CAS}}$).

address (A0 through A10)

Twenty two address bits are required to decode 1 of 4 194 304 storage cell locations. Eleven row-address bits are set up on inputs A0 through A10 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). The eleven column-address bits are set up on pins A0 through A10 and latched onto the chip by the column-address strobe ($\overline{\text{CAS}}$). All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffer.

write enable (\overline{W})

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to $\overline{\text{CAS}}$ (early write), data out will remain in the high-impedance state for the entire cycle, permitting common I/O operation.

data in (D)

Data is written during a write or read-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or \overline{W} strobes data into the on-chip data latch. In an early write cycle, \overline{W} is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by \overline{W} with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output becomes valid after the access time interval t_{CAC} that begins



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

with the negative transition of CAS as long as t_{RAC} and t_{AA} are satisfied. The output becomes valid after the access time has elapsed and remains valid while CAS is low; CAS going high returns it to a high-impedance state. In a delayed-write or read-write cycle, the output will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least once every sixteen milliseconds to retain data. This can be achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle will refresh all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at V_{IL} after a read operation and cycling RAS after a specified precharge period, similar to a RAS-only refresh cycle. The external address is ignored during the hidden refresh cycles.

CAS-before-RAS refresh

CAS-before-RAS refresh is utilized by bringing CAS low earlier than RAS [see parameter t_{CSR}] and holding it low after RAS falls [see parameter t_{CHR}]. For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 500 μ A refresh current is available on the TMS44100P. Data integrity is maintained using CAS-before-RAS refresh with a period of 125 ms while holding RAS low for less than 1 μ s. To minimize current consumption, all input levels need to be at CMOS levels ($V_{IL} \leq 0.2$ V, $V_{IH} \geq V_{CC} - 0.2$ V).

power-up

To achieve proper device operation, an initial pause of 200 μ s followed by a minimum of eight initialization cycles is required after full V_{CC} level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or CAS-before-RAS) cycle.

test mode

An industry standard Design For Test (DFT) mode is incorporated in the TMS44100. A CAS-before-RAS cycle with W low (WCBR) cycle is used to enter test mode. In the test mode, data is written into and read from eight sections of the array in parallel. Data is compared upon reading and if all bits are equal, the data out pin will go high. If any one bit is different, the data out pin will go low. Any combination of read, write, read-write, or page-mode can be used in the test mode. The test mode function reduces test times by enabling the 4 meg DRAM to be tested as if it were a 512K DRAM, where row address 10, column address 10, and also column address 0 are not used. A RAS-only or CBR refresh cycle is used to exit the DFT mode.


self refresh (TMS44100P)

The self-refresh mode is entered by dropping CAS low prior to RAS going low. Then CAS and RAS are both held low for a minimum of 100 μ s. The chip is then refreshed by an on-board oscillator. No external address is required since the CBR counter is used to keep track of the address. To exit the self-refresh mode, both RAS and CAS are brought high to satisfy t_{CHS}. Upon exiting the self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. This will ensure the DRAM is fully refreshed.




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
The pin numbers shown are for the 20/26 pin SOJ package.

functional block diagram



TEXAS
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin (see Note 1)	- 1 V to 7 V
Voltage range on V _{CC}	- 1 V to 7 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	- 55°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IH}	High-level input voltage	2.4		6.5	V
V _{IL}	Low-level input voltage (see Note 2)	- 1		0.8	V
T _A	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

4-9

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TMS44100-60 TMS44100P-60		TMS44100-70 TMS44100P-70		TMS44100-80 TMS44100P-80		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
V _{OH}	High-level output voltage $I_{OH} = -5 \text{ mA}$	2.4		2.4		2.4		V	
V _{OL}	Low-level output voltage $I_{OL} = 4.2 \text{ mA}$		0.4		0.4		0.4	V	
I _I	Input current (leakage) $V_I = 0 \text{ to } 6.5 \text{ V}, V_{CC} = 5.5 \text{ V},$ All other pins = 0 V to V_{CC}		± 10		± 10		± 10	μA	
I _O	Output current (leakage) $V_O = 0 \text{ to } V_{CC},$ $V_{CC} = 5.5 \text{ V}, \overline{\text{CAS}}$ high		± 10		± 10		± 10	μA	
I _{CC1} [†]	Read or write cycle current (see Note 3) Minimum cycle, $V_{CC} = 5.5 \text{ V}$		105		90		80	mA	
I _{CC2}	Standby current After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, $V_{IH} = 2.4 \text{ V}$ (TTL)		2		2		2	mA	
		After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, $V_{IH} = V_{CC} - 0.2 \text{ V}$ (CMOS)	'44100	1		1		1	mA
			'44100P	500		500		500	μA
I _{CC3}	Average refresh current ($\overline{\text{RAS}}$ -only or CBR) (see Note 3) Minimum cycle, $V_{CC} = 5.5 \text{ V},$ $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high ($\overline{\text{RAS}}$ -only), $\overline{\text{RAS}}$ low after $\overline{\text{CAS}}$ low (CBR)		105		90		80	mA	
I _{CC4} [†]	Average page current (see Note 4) $t_{PC} = \text{minimum}, V_{CC} = 5.5 \text{ V},$ $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling		90		80		70	mA	
I _{CC6} ^{††}	Self-refresh current $\overline{\text{CAS}} \leq 0.2 \text{ V}, \overline{\text{RAS}} < 0.2 \text{ V},$ measured after t_{PRASS} min		500		500		500	μA	
I _{CC7} [†]	Standby current $\overline{\text{RAS}} = V_{IH}, \overline{\text{CAS}} = V_{IL},$ Data out = Enabled		5		5		5	mA	
I _{CC10} [‡]	Battery backup operating current (equivalent refresh time is 256 ms) CBR only $t_{RC} = 125 \text{ ms}, t_{RAS} \leq 1 \text{ ms},$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq 6.5 \text{ V},$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V},$ $\overline{W} \text{ and } \overline{OE} = V_{IH},$ Address and Data stable		500		500		500	μA	

[†] Measured with outputs open.

[‡] For TMS44100P only.

NOTES: 3. Measured with a maximum of one address change while $\overline{\text{RAS}} = V_{IL}$.

4. Measured with a maximum of one address change while $\overline{\text{CAS}} = V_{IH}$.

**capacitance over recommended ranges of supply voltage and operating free-air temperature,
f = 1 MHz (see Note 5)**

PARAMETER		MIN	TYP	MAX	UNIT
C _i (A)	Input capacitance, address inputs			5	pF
C _i (D)	Input capacitance, data input			5	pF
C _i (RC)	Input capacitance, strobe inputs			7	pF
C _i (W)	Input capacitance, write-enable input			7	pF
C _O	Output capacitance			7	pF

NOTE 5: V_{CC} equal to 5 V ± 0.5 V and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	TMS44100-60 TMS44100P-60		TMS44100-70 TMS44100P-70		TMS44100-80 TMS44100P-80		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t _{AA} Access time from column-address		30		35		40	ns
t _{CAC} Access time from CAS low		15		18		20	ns
t _{CPA} Access time from column precharge		35		40		45	ns
t _{RAC} Access time from RAS low		60		70		80	ns
t _{CLZ} CAS to output in low Z	0		0		0		ns
t _{OFF} Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: t_{OFF} is specified when the output is no longer driven.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

	TMS44100-60 TMS44100P-60		TMS44100-70 TMS44100P-70		TMS44100-80 TMS44100P-80		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t _{RC}	Random read or write cycle (see Note 7)	110	130	150			ns
t _{RWC}	Read-write cycle time	130	153	175			ns
t _{PC}	Page-mode read or write cycle time (see Note 8)	40	45	50			ns
t _{PRWC}	Page-mode read-write cycle time	60	68	75			ns
t _{RASP}	Page-mode pulse duration, RAS low (see Note 9)	60	100 000	70	100 000	80	100 000
t _{TRAS}	Non-page-mode pulse duration, RAS low (see Note 9)	60	10 000	70	10 000	80	10 000
t _{CAS}	Pulse duration, CAS low (see Note 10)	15	10 000	18	10 000	20	10 000
t _{CP}	Pulse duration, CAS high	10		10		10	ns
t _{RP}	Pulse duration, RAS high (precharge)	40		50		60	ns
t _{WP}	Write pulse duration	15		15		15	ns
t _{TASC}	Column-address setup time before CAS low	0		0		0	ns
t _{TASR}	Row-address setup time before RAS low	0		0		0	ns
t _{TDS}	Data setup time (see Note 11)	0		0		0	ns
t _{TRCS}	Read setup time before CAS low	0		0		0	ns
t _{TCWL}	W-low setup time before CAS high	15		18		20	ns
t _{TRWL}	W-low setup time before RAS high	15		18		20	ns
t _{TWCS}	W-low setup time before CAS low (Early write operation only)	0		0		0	ns
t _{TWSR}	W-high setup time (CAS-before-RAS refresh only)	10		10		10	ns
t _{TWTS}	W-low setup time (test mode only)	10		10		10	ns
t _{TCAH}	Column-address hold time after CAS low	10		15		15	ns
t _{TDHR}	Data hold time after RAS low (see Note 13)	50		55		60	ns
t _{TDH}	Data hold time (see Note 11)	10		15		15	ns
t _{TAR}	Column-address hold time after RAS low (see Note 13)	50		55		60	ns
t _{TRAH}	Row-address hold time after RAS low	10		10		10	ns
t _{TRCH}	Read hold time after CAS high (see Note 12)	0		0		0	ns
t _{TRRH}	Read hold time after RAS high (see Note 12)	0		0		0	ns
t _{TWCH}	Write hold time after CAS low (Early write operation only)	15		15		15	ns
t _{TWCR}	Write hold time after RAS low (see Note 13)	50		55		60	ns
t _{TWHR}	W-high hold time (CAS-before-RAS refresh only)	10		10		10	ns
t _{TWTH}	W-low hold time (test mode only)	10		10		10	ns
t _{TAWD}	Delay time, column address to W low (Read-write operation only)	30		35		40	ns
t _{TCHR}	Delay time, RAS low to CAS high (CAS-before-RAS refresh only)	15		15		20	ns
t _{TCRP}	Delay time, CAS high to RAS low	0		0		0	ns
t _{TCSH}	Delay time, RAS low to CAS high	60		70		80	ns

Continued next page.

NOTES: 7. All cycle times assume t_T = 5 ns.8. To assure t_{PC} min, t_{ASC} should be greater than or equal to 5 ns.9. In a read-write cycle, t_{PWD} and t_{RWL} must be observed.10. In a read-write cycle, t_{CWD} and t_{CWL} must be observed.

11. Referenced to the later of CAS or W in write operations.

12. Either t_{RRH} or t_{RCR} must be satisfied for a read cycle.13. The minimum value is measured when t_{RCD} is set to t_{RCD} min as a reference.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

	TMS44100-60 TMS44100P-60		TMS44100-70 TMS44100P-70		TMS44100-80 TMS44100P-80		UNIT	
	MIN	MAX	MIN	MAX	MIN	MAX		
tCSR	Delay time, CAS low to RAS low (CAS-before-RAS refresh only)	10	10	10	10	10	ns	
tCWD	Delay time, CAS low to W low (Read-write operation only)	15	18	20	20	20	ns	
tRAD	Delay time, RAS low to column-address (see Note 14)	15	30	15	35	15	40	
tRAL	Delay time, column-address to RAS high	30	35	40	40	40	ns	
tCAL	Delay time, column address to CAS high	30	35	40	40	40	ns	
tRCD	Delay time, RAS low to CAS low (see Note 14)	20	45	20	52	20	60	
tRPC	Delay time, RAS high to CAS low (CBR only)	0	0	0	0	0	ns	
tRSH	Delay time, CAS low to RAS high	15	18	20	20	20	ns	
tRWD	Delay time, RAS low to W low (Read-write operation only)	60	70	80	80	80	ns	
tCPS	CAS precharge before self-refresh	0	0	0	0	0	ns	
tRPS	RAS precharge after self-refresh	110	130	150	150	150	ns	
tRASS	Self-refresh entry from RAS low	100	100	100	100	100	ms	
tCHS	CAS low hold time after RAS high (self-refresh)	-50	-50	-50	-50	-50	ns	
tTAA	Access time from address (test mode)	35	40	45	45	45	ns	
tTCPA	Access time from column precharge (test mode)	40	45	50	50	50	ns	
tTRAC	Access time from RAS (test mode)	65	75	85	85	85	ns	
tREF	Refresh time interval	'44100	16	16	16	16	ms	
		'44100P	128	128	128	128	ms	
t _T	Transition time	2	50	2	50	2	50	ns

NOTE 14: The maximum value is specified only to assure access time.

PARAMETER MEASUREMENT INFORMATION





Figure 1. Load Circuits for Timing Parameters

TEXAS
INSTRUMENTS
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

PARAMETER MEASUREMENT INFORMATION



NOTE A: Output may go from three-state to an invalid data state prior to the specified access time.

Figure 2. Read Cycle Timing

PARAMETER MEASUREMENT INFORMATION




Figure 3. Early Write Cycle Timing

TEXAS
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

4-15

PARAMETER MEASUREMENT INFORMATION





Figure 4. Write Cycle Timing

PARAMETER MEASUREMENT INFORMATION



NOTE A: Output may go from three-state to an invalid data state prior to the specified access time.


Figure 5. Read-Write Cycle Timing

TEXAS
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

4-17

PARAMETER MEASUREMENT INFORMATION



NOTES: A. Output may go from three-state to an invalid data state prior to the specified access time.

B. Access time is t_{CPA} or t_{AA} dependent.

Figure 6. Enhanced Page-Mode Read Cycle Timing

PARAMETER MEASUREMENT INFORMATION





Figure 7. Enhanced Page-Mode Write Cycle Timing

PARAMETER MEASUREMENT INFORMATION



NOTES: A. Output may go from three-state to an invalid data state prior to the specified access time.


B. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

Figure 8. Enhanced Page-Mode Read-Write Cycle Timing

TEXAS
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001


PARAMETER MEASUREMENT INFORMATION



NOTE A: A10 is a don't care.

Figure 9. RAS-Only Refresh Timing

PARAMETER MEASUREMENT INFORMATION



NOTE A: A10 is a don't care.

Figure 10. Automatic (CAS-before-RAS) Refresh Cycle Timing

PARAMETER MEASUREMENT INFORMATION




Figure 11. Hidden Refresh Cycle (Read)

PARAMETER MEASUREMENT INFORMATION




Figure 12. Hidden Refresh Cycle (Write)

PARAMETER MEASUREMENT INFORMATION




Figure 13. Self Refresh Timing

PARAMETER MEASUREMENT INFORMATION





Figure 14. Test Mode Entry Cycle

device symbolization




TEXAS
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001