# CLC426 Wideband, Low-Noise, Voltage Feedback Op Amp

### **General Description**

The CLC426 combines an enhanced voltage-feedback architecture with an advanced complementary bipolar process to provide a high-speed op amp with very low noise (1.6nV/ $\sqrt{\text{Hz}}$  & 2.0pA/ $\sqrt{\text{Hz}}$ ) and distortion (-62/-68dBc 2<sup>nd</sup>/3<sup>rd</sup> harmonics at 1V<sub>pp</sub> and 10MHz).

Providing a wide 230MHz gain-bandwidth product, a fast  $400V/\mu s$  slew rate and very quick 16ns settling time to 0.05%, the CLC426 is the ideal choice for high speed applications requiring a very widedynamic range such as an input buffer for high-resolution analog-to-digital converters.

The CLC426 is internally compensated for gains  $\geq 2V/V$  and can easily be externally compensated for unity-gain stability in applications such as wideband low-noise integrators. The CLC426 is also equipped with external supply current adjustment which allows the user to optimize power, bandwidth, noise and distortion performance for each application.

The CLC426's combination of speed, low noise and distortion and low dc errors will allow high-speed signal conditioning applications to achieve the highest signal-to-noise performance. To reduce design times and assist board layout, the CLC426 is supported by an evaluation board and SPICE simulation model available from National.


For even higher gain-bandwidth voltage-feedback op amps see the 1.9GHz CLC425 ( $A_v \ge 10V/V$ ) or the 5.0GHz CLC422 ( $A_v \ge 30V/V$ ).


#### **Features**

- Wide gain-bandwidth product: 230MHz
- Ultra-low input voltage noise: 1.6nV/√Hz
- Very low harmonic distortion: -62/-68dBc
- Fast slew rate: 400V/µs
- Adjustable supply current
- Dual ±2.5 to ±5V or single 5 to 12V supplies
- Externally compensatable

### **Applications**

- Active filters & integrators
- Ultrasound
- Low-power portable video
- ADC/DAC buffer
- Wide dynamic range amp
- Differential amps
- Pulse/RF amp





PARAMETERS	CONDITIONS	TYP	MIN	V/MAX RATIN	IGS	UNITS	NOTES
Ambient Temperature	CLC426	+25°C	+25°C	0to+70°C	-40 to +85°C		
FREQUENCY DOMAIN RESPON	NSE						
gain bandwidth product	$V_{out} < 0.5 V_{pp}$	230	170	120	100	MHz	
-3dB bandwidth, A <sub>v=+2</sub>	$V_{out} < 0.5V_{pp}$	130	90	70	55	MHz	1
	$V_{out} < 5.0 V_{pp}$	50	25	22	20	MHz	
gain flatness	$V_{\text{out}} < 0.5 V_{\text{pp}}$						
peaking	DC to 200MHz	0.6	1.5	2.2	2.5	dB	
rolloff	DC to 30MHz	0.0	0.6	1.0	1.0	dB	
linear phase deviation	DC to 30MHz	0.2	1.0	1.5	1.5	0	
TIME DOMAIN RESPONSE							
rise and fall time	1V step	2.3	3.5	5.0	6.5	ns	
settling time	2V step to 0.05%	16	20	24	24	ns	
overshoot	1V step	5	15	15	18	%	
slew rate	5V step	400	300	275	250	V/μs	
<b>DISTORTION AND NOISE RESP</b>							
2 <sup>nd</sup> harmonic distortion	1V <sub>pp</sub> ,10MHz	- 62	- 52	- 47	- 45	dBc	
3 <sup>rd</sup> harmonic distortion	$1V_{pp}$ , $10MHz$	- 68	- 58	- 54	- 54	dBc	
equivalent input noise	op amp only	11 1				/	
voltage	1MHz to 100MHz	1.6	2.0	2.3	2.6	nV/√Hz	
current	1MHz to 100MHz	2.0	3.0	3.6	4.6	p <b>A</b> /√Hz	
STATIC DC PERFORMANCE							
open-loop gain	DC	64	60	54	54	dB	
input offset voltage		1.0	2.0	2.8	2.8	mV	A
average drift		3		10	10	μV/°C	
input bias current		5	25	40	65	μA	A
average drift		90		600	700	nA/°C	
input offset current		0.3	3	5	5	μΑ	A
average drift	D.O.	5		25	50	nA/°C	
power-supply rejection ratio	DC DC	73	65	60	60	dB	
common-mode rejection ratio		70 11	62 12	57 13	57 15	dB	,
supply current	pin #8 open, R <sub>L</sub> = ∞	11	12	13	15	mA	Α
MISCELLANEOUS PERFORMA							
input resistance	common-mode	500	250	125	125	kΩ	
	differential-mode	750	200	50	25	kΩ	
input capacitance	common-mode	2.0	3.0	3.0	3.0	pF	
	differential-mode	2.0	3.0	3.0	3.0	pF	
output resistance	closed loop	0.07	0.1	0.2	0.2	$\Omega$	
output voltage range	R <sub>L</sub> = ∞	± 3.8	± 3.5	± 3.3	± 3.3	V V	
input voltage range	R <sub>L</sub> =100Ω	± 3.5 ± 3.7	± 3.2 ± 3.5	± 2.6 ± 3.3	± 1.3 ± 3.3	V	
input voltage range	common mode	± 3.7 ± 70	± 3.5 ± 50	± 3.3	± 3.3   + 35, -20		
output current		= / U	± 50	<sup>± 40</sup>	+ 30, -20	mA	

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

### **Absolute Maximum Ratings**

supply voltage ±7V short circuit current (note 2) common-mode input voltage  $\pm V_{cc}$ ±10V differential input voltage maximum junction temperature +150°C storage temperature -65°C to+150°C lead temperature (soldering 10 sec) +300°C ESD rating 2000V

#### Notes

- A)J-level: spec is 100% tested at +25°C.
- 1) Minimum stable gain with out external compensation is +2 or -1V/V, the CLC426 is unity-gain stable with external compensation.
- Output is short circuit protected to ground, however maximum reliability is obtained if output current does not exceed 160mA.
- 3) See text for compensation techniques.

### Ordering Information


Model	Temperature Range	Description
CLC426AJP	-40°C to +85°C	8-pin PDIP
CLC426AJE	-40°C to +85°C	8-pin SOIC
CLC426A8B	-55°C to +125°C	8-pin CerDIP, MIL-STD-883

## Package Thermal Resistance


Package	θ <sub>JC</sub>	$oldsymbol{ heta}_{JA}$
Plastic (AJP)	70°C/W	125°C/W
Surface Mount (AJE)	60 ° C/W	140°C/W
CerDIP	40°C/W	130°C/W

## Reliability Information

Transistor Count 52







### **Application Discussion**

#### Introduction

The CLC426 is a wide bandwidth voltage-feedback operational amplifier that is optimized for applications requiring wide dynamic range. The CLC426 features adjustable supply current and external compensation for the added flexibility of tuning its performance for demanding applications. The Typical Performance section illustrates many of the performance trade-offs. Although designed to operate from  $\pm 5$ Volt power supplies, the CLC426 is equally impressive operating from a single  $\pm 5$ V supply. The following discussion will enable the proper selection of external components for optimum device performance in a variety of applications.

#### **External Compensation**

The CLC426 is stable for noise gains ≥2V/V. For unity-gain operation, the CLC426 requires an external compensation capacitor (from pin 5 to ground). The plot located in the Typical Performance section labeled "Frequency Response vs Compensation Cap." illustrates the CLC426's typical AC response for different values of compensation capacitor. From the plot it is seen that a value of 15pF

produces the optimal response of the CLC426 at unity gain. The plot labeled "Open-Loop Gain vs. Compensation Cap." illustrates the CLC426's open-loop behavior for various values of compensation capacitor. This plot also illustrates one technique of bandlimiting the device by reducing the open-loop gain resulting in lower closed-loop bandwidth. Fig. 1 shows the effect of external compensation on the CLC426's pulse response.





Fig. 1

#### **Supply Current Adjustment**


The CLC426's supply current can be externally adjusted downward from its nominal value to less than 2mA by adding an optional resistor ( $R_p$ ) between pin 8 and the negative supply as shown in fig 2. The plot labeled "Open-Loop Gain vs. Supply Current" illustrates the influence that supply current has over the CLC426's open-loop



response. From the plot it is seen that the CLC426 can be compensated for unity-gain stability by simply lowering its supply current. Therefore lowering the CLC426's supply current effectively reduces its open-loop gain to the point that there is adequate phase margin at unity gain crossover. The plot labeled "Supply Current vs.  $R_p$ " provides the means for selecting the value of  $R_p$  that produces the desired supply current. The curve in the plot represents nominal processing but a  $\pm 12\%$  deviation over process can be expected. The two plots labeled "Voltage Noise vs. Supply Current" and "Current Noise vs. Supply Current" illustrate the CLC426 supply current's effect over its input-referred noise characteristics.

#### **Driving Capacitive Loads**

The CLC426 is designed to drive capacitive loads with the addition of a small series resistor placed between the output and the load as seen in fig. 3. Two plots located in



the Typical Performance section illustrate this technique for both frequency domain and time domain applications. The plot labeled "Frequency Response vs. Capacitive Load" shows the CLC426's resulting AC response to various capacitive loads. The values of  $R_{\text{S}}$  in this plot were chosen to maximize the CLC426's AC response (limited to  $\leq\!$ 1dB peaking).

The second plot labeled "Settling Time vs. Capacitive Load" provides the means for the selection of the value of  $R_{\rm S}$  which minimizes the CLC426's settling time. As seen from the plot, for a given capacitive load  $R_{\rm S}$  is chosen from the curve labeled " $R_{\rm S}$ ". The resulting settling time to 0.05% can then be estimated from the curve labeled " $T_{\rm S}$  to 0.05%". The plot of fig. 4 shows the CLC426's pulse response for various capacitive loads where  $R_{\rm S}$  has been chosen from the plot labeled "Settling Time vs. Capaci





Fig. 4

tive Load".

#### **Faster Settling**

The circuit of fig. 5 shows an alternative method for driving capacitive loads that results in quicker settling times. The small series-resistor,  $R_s$ , is used to decouple the CLC426's open-loop output resistance,  $R_{out}$ , from the load capacitance. The small feedback-capacitance,  $C_f$ , is used to



provide a high-frequency bypass between the output and inverting input. The phase lead introduced by  $C_f$  compensates for the phase lag due to  $C_{\mathsf{L}}$  and therefore restores stability. The following equations provide values of  $R_s$  and  $C_f$  for a given load capacitance and closed-loop amplifier gain.

$$R_s = R_{out} \left( \frac{R_f}{R_g} \right)$$
; where  $R_{out} \approx 6\Omega$ 

$$C_{1} = \left(1 + \left(\frac{R_{f}}{R_{g}}\right)\right)^{2} C_{L} \left(\frac{R_{out}}{R_{g}}\right)$$
 Eq. 2

The plot in fig. 6 shows

the result of the two methods of capacitive load driving mentioned above while driving a  $100pF||1k\Omega|$  load.





Fig. 6

#### **Single-Supply Operation**


The CLC426 can be operated with single power supply as shown in fig. 7. Both the input and output are capacitively



coupled to set the dc operating point.

#### **DAC Output Buffer**

The CLC426's quick settling, wide bandwidth and low differential input capacitance combine to form an excellent I-to-V converter for current-output DACs in such applications as reconstruction video. The circuit of fig. 8 implements a low-noise transimpedance amplifier commonly used to buffer high-speed current output devices. The transimpedance gain is set by  $R_{\rm f}$ . A feedback capacitor,  $C_{\rm f}$ , is needed in order to compensate for the




inductive behavior of the closed-loop frequency response of this type of circuit. Equation 3 shows a means of calculating the value of  $C_f$  which will provide conditions for a maximally-flat signal frequency response with approximately  $65^{\circ}$  phase margin and 5% step-response overshoot. Notice that  $C_t$  is the sum of the DAC output capacitance and the differential input capacitance of the CLC426 which is located in its Electrical Characteristics Table. Notice also that CLC426's gain-bandwidth product (GBW) is also located in the same table. Equation 5 provides the resulting signal bandwidth.

$$C_{\rm f} = 2 \sqrt{\frac{C_{\rm t}}{2\pi R_{\rm f} GBW}} \label{eq:cf}$$
 Eq. 3

$$\label{eq:ctotal_cont} \boldsymbol{C}_{t} = \boldsymbol{C}_{out} + \boldsymbol{C}_{in\,dif} \hspace{1cm} \text{Eq. 4}$$

$$signal \, bandwidth = \frac{1}{2} \sqrt{\frac{GBW}{2\pi R_f C_t}} \qquad \qquad \text{Eq. 5}$$

#### Sallen-Key Active Filters



$$C_2 = \frac{1}{5}C_1$$

$$G = 1 + \frac{R_f}{R_g}$$
, desired mid – band gain

$$R_1 = 2 \frac{Q}{GC_1(2\pi f)}$$
, where  $f =$  desired center frequency

$$R_2 = \frac{GR_1 \left( \sqrt{1 + 4.8Q^2 - 2G + G^2 + 1} \right)}{4.8Q^2 - 2G + G^2}$$

$$R_3 = \frac{5GR_1 \left( \sqrt{1 + 4.8Q^2 - 2G + G^2 + G - 1} \right)}{4Q^2}$$

The CLC426 is well suited for Sallen-Key type of active filters. Fig. 9 shows the 2<sup>nd</sup> order Sallen-Key band-pass filter topology and design equations.

To design the band-pass, begin by choosing values for  $R_f$  and  $R_g$ , for example  $R_f=R_g=200\Omega$ . Then choose reasonable values for  $C_1$  and  $C_2$  (where  $C_1{=}5C_2$ ) and then compute  $R_1$ .  $R_2$  and  $R_3$  can then be computed. For optimum high-frequency performance it is recommended that the resistor values fall in the range of  $10\Omega$  to  $1k\Omega$  and the capacitors be kept above 10pF. The design can be further improved by compensating for the delay through the op amp. For further details on this technique, please request Application Note OA-21 from National Semiconductor Corporation.

#### **Printed Circuit Board Layout**

Generally, a good high-frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency-response peaking and possible circuit oscillation, see OA-15 for more information. National suggests the CLC730013 (through-hole) or the CLC730027 (SOIC) evaluation board as a guide for high-frequency layout and as an aid in device testing and characterization.