

# Expandable 16,384 x 4 Static RAM

### **Features**

- Ultra high speed
  - 10 ns taa
- Output enable (OE) feature
- Five chip enables (CE<sub>1,2,3</sub> and CE<sub>4,5</sub>) to expand memory
- BiCMOS for optimum speed/power
- Low active power
  - 650 mW
- Low standby power
  - 200 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge.

### **Functional Description**

The CY7B160 is a high-performance BiCMOS static RAM organized as 16,348 x 4 bits. A memory expansion feature is provided to save access time by eliminating the need for an external decoder when stacking CY7B160s. Five chip enable inputs  $(\overline{CE}_1, \overline{CE}_2, \overline{CE}_3, CE_4, \text{ and } CE_5)$  make it easy to increase memory depth with up to four CY7B160s. The primary chip enable (CE<sub>1</sub>) can be used to enable or power down all four devices together while chip enables  $\overline{CE}_2$ ,  $\overline{CE}_3$ ,  $CE_4$ , and  $CE_5$  can be used as extra address pins to enable or power down each device individually.


Memory expansion is facilitated by threestate drivers and an active LOW output enable (OE). The device has a power-down

feature, reducing the power consumption by 67% when deselected by any CE input.

Writing to the device is accomplished when  $\overrightarrow{CE}_{1,2,3}$  and  $\overrightarrow{WE}$  inputs are LOW while CE4,5 inputs are HIGH. Data on the four input/output pins (I/O<sub>0</sub> through I/O<sub>3</sub>) is written into the memory location specified on the address pins (A<sub>0</sub> through A<sub>13</sub>).

Reading the device is accomplished by taking chip enables  $\overline{CE}_{1,2,3}$  LOW and  $\overline{OE}$ LOW while write enable ( $\overline{WE}$ ) and chip enables  $CE_{4.5}$  remain HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data I/O pins.

The I/O pins stay in high-impedance state when  $\overline{CE}_{1,2,3}$  or  $\overline{OE}$  is HIGH, or when  $\overline{WE}$ or CE4,5 are LOW.



### Selection Guide

		7B160-10	7B160-12	7B160-15
Maximum Access Time (ns)		10	12	15
Maximum Operating Current (mA)	Commercial	130	120	115
	Military		145	135
Maximum Standby	Commercial	40	40	40
Current (mA)	Military		60	50

Shaded area contains preliminary information.



**Maximum Ratings** 

(Above which the useful life may be impaired. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)

Storage Temperature 65°C to + 150°C
Ambient Temperature with
Power Applied 55°C to + 125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12)0.5V to +7.0V
DC Voltage Applied to Outputs
in High Z State 0.5V to +7.0V
DC Input Voltage <sup>[1]</sup> 3.0V to + 7.0V
Output Current into Outputs (Low)

Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001V
Latch-Un Current >	200 mA

### **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to + 70°C	5V ± 10%
Military <sup>[2]</sup>	- 55°C to + 125°C	5V ± 10%

## Electrical Characteristics Over the Operating Range[3]

-				7B160-10		7B16	50-12	7B160-15		
Parameters	ters Description Test Conditions			Min.	Max.	Min.	Max.	Min.	Max.	Units
V <sub>OH</sub> Output HIGH Voltage		$V_{\rm CC} = {\rm Min.}$ $I_{\rm OH} = -4.0  {\rm mA}$	Com'l	2.4		2.4		2.4		V
		$I_{OH} = -2.0 \text{ mA}$	Mil							[
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$			0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	$V_{CC}$	2.2	$V_{CC}$	2.2	$V_{cc}$	V
V <sub>IL</sub>	Input LOW Voltage[1]			-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \leq V_0 \leq V_{CC}$		-10	+ 10	-10	+ 10	-10	+ 10	μΛ
I <sub>OZ</sub>	Output Leakage Current	$\begin{array}{l} \text{GND} \leq V_{I} \leq V_{CC}, \\ \text{Output Disabled} \end{array}$		-10	+ 10	-10	+ 10	-10	+ 10	μА
Icc	V <sub>CC</sub> Operating Supply		Com'l		130		120		115	mA
Current		$ \begin{aligned} I_{OUT} &= 0 \text{ mA} \\ f &= f \text{ max}. \end{aligned} $	Mil				145		135	]
I <sub>SB</sub>	CE Power-Down	$(\overline{CE}_1, \text{ or } \overline{CE}_2, \text{ or } \overline{CE}_3) \ge V_{IH}$ Com	Com'l		40		40		40	mA
	Current	or $(CE_4 \text{ or } CE_5) \leq V_{1L}$	Mil				60		50	1

Shaded area contains preliminary information.


## Capacitance[4]


Parameters	Description	Test Conditions	Max. <sup>[5]</sup>	Units
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz,	5	pF
Cout	Output Capacitance	$V_{CC} = 5.0V$	7	pF

#### Notes:

- 1.  $V_{IL}$  min. = -3.0V for pulse durations less than 30 ns.
- 2. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- Tested initially and after any design or process changes that may affect these parameters.
- 5. For all packages except Cerdip (D22), which has maximums of  $C_{\rm IN}$  = 8 pF,  $C_{\rm OUT}$  = 9 pF.

### AC Test Loads and Waveforms





B160-6



# Switching Characteristics Over the Operating Range [2, 6]

		7B1	7B160-10 7B160-12			7B1	7B160-15		
Parameters	Description	Max.	Max.	Min.	Max.	Min.	Max.	Units	
READ CYCI	E		·				ــــــــــــــــــــــــــــــــــــــ		
t <sub>RC</sub>	Read Cycle Time	10		12		15		ns	
t <sub>AA</sub>	Address to Data Valid		10		12	$\vdash$	15	ns	
t <sub>OHA</sub>	Output Hold from Address Change	3		3		3		ns	
t <sub>ACE</sub>	CE <sub>1,2,3</sub> LOW and CE <sub>4,5</sub> HIGH to Data Valid		10		12		15	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		5		6	<u> </u>	8	ns	
t <sub>LZOE</sub>	OE LOW to Low Z	2		2		3		ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[7]</sup>		5		6		7	ns	
t <sub>LZCE</sub>	CE <sub>1,2,3</sub> LOW, CE <sub>4,5</sub> HIGH to Low Z <sup>[8]</sup>	2		2		3		ns	
t <sub>HZCE</sub>	CE <sub>1,2,3,4,5</sub> HIGH to High Z <sup>[7,8]</sup>		5		6		7	ns	
WRITE CYC	LE <sup>[9]</sup>								
t <sub>wc</sub>	Write Cycle Time	10		12		15	T	ns	
t <sub>SCE</sub>	CE <sub>1,2,3</sub> LOW and CE <sub>4,5</sub> HIGH to Write End	8		8		10		ns	
t <sub>AW</sub>	Address Set-Up to Write End	8		8		10		ns	
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns	
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		<del>-</del>		ns	
t <sub>PWE</sub>	WE Pulse Width	8		8		10		ns	
t <sub>SD</sub>	Data Set-Up to Write End	5		6		7		ns	
t <sub>HD</sub>	Data Hold from Write End	0		0	<del></del>	0		ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[8]</sup>	2		2		3		ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[7,8]</sup>	0	5	0	6	0	7	ns	

#### Notes:

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and C<sub>L</sub> = 20 pF.
- At any given temperature and voltage condition, t<sub>HZ</sub> is less than t<sub>LZ</sub> for any given device.
- tHZCE. tHZWE. tHZOE are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±200 mV from steady state voltage.
- 9. The internal write time of the memory is defined by the overlap of  $\overrightarrow{CE}_{1:2:3}$  LOW,  $\overrightarrow{CE}_{4:5}$  HIGH, and  $\overrightarrow{WE}$  LOW. All signals must be in this

state to initiate a write and any signal can terminate a write by changing state. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

- 10. WE is HIGH for read cycle.
- 11. Device is continuously selected,  $\overline{CE} = V_{IL}$  and  $\overline{OE} = V_{IL}$ .
- 12. Address valid prior to or coincident with CE transition LOW.
- 13. Data I/O will be high-impedance if  $\overline{OE} = V_{IH}$ .

## **Switching Waveforms**

ADDRESS


DATA OUT

PREVIOUS DATA VALID


DATA VALID




## Switching Waveforms (continued)



Write Cycle No. 1 (WE Controlled)[9, 13]









## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	CE <sub>4</sub>	CE <sub>5</sub>	WE	ŌĒ	Inputs/Outputs	Mode
_ L	L	L	Н	Н	Н	L	Data Out	Read
L	L	L	Н	Н	L	X	Data In	Write
L	L	L	Н	Н	Н	Н	High Z	Deselect
Н	X	X	X	X	X	Х	High Z	Deselect Power-Down
X	Н	X	X	X	X	X	High Z	Deselect Power-Down
X	X	Н	X	X	X	X	High Z	Deselect Power-Down
X	X	X	L	X	X	Х	High Z	Deselect Power-Down
X	X	X	X	L	X	X	High Z	Deselect Power-Down

# **Ordering Information**

Speed (ns)	Ordering Code	Package Type	Operating Range
10	CY7B160-10VC	V21	Commercial
	CY7B160-10LC	L54	1
12	CY7B160-12VC	V21	Commercial
	CY7B160-12LC	L54	
	CY7B160-12DMB	D22	Military
	CY7B160-12LMB	L54	1
15	CY7B160-15VC	V21	Commercial
	CY7B160-15DMB	D22	Military
	CY7B160-15LMB	L54	

Shaded area contains preliminary information.

# MILITARY SPECIFICATIONS Group A Subgroup Testing

# **DC** Characteristics

Parameters	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
$V_{IH}$	1, 2, 3
V <sub>IL</sub> Max.	1, 2, 3
$I_{IX}$	1, 2, 3
I <sub>oz</sub>	1, 2, 3
$I_{CC}$	1, 2, 3
I <sub>SB</sub>	1, 2, 3

# **Switching Characteristics**

Parameters	Subgroups				
READ CYCLE					
t <sub>AA</sub>	7, 8, 9, 10, 11				
t <sub>OHA</sub>	7, 8, 9, 10, 11				
t <sub>ACE</sub>	7, 8, 9, 10, 11				
t <sub>DOE</sub>	7, 8, 9, 10, 11				
WRITE CYCLE					
t <sub>SCE</sub>	7, 8, 9, 10, 11				
t <sub>AW</sub>	7, 8, 9, 10, 11				
t <sub>HA</sub>	7, 8, 9, 10, 11				
t <sub>SA</sub>	7, 8, 9, 10, 11				
t <sub>PWE</sub>	7, 8, 9, 10, 11				
t <sub>SD</sub>	7, 8, 9, 10, 11				
t <sub>HD</sub>	7, 8, 9, 10, 11				

Document #: 38-A-00021-B