

DESCRIPTION

The HYM536A810A is a 8M x 36-bit Fast page mode CMOS DRAM module consisting of eighteen HY5117400A in 24/26 pin TSOPII on a 72 pin glass-epoxy printed circuit board. 0.22 μ F decoupling capacitor is mounted for each DRAM.

The HYM536A810AM/ASLM are Tin-Lead plated and HYM536A810AMG/ASLMG are Gold plated socket type Single In-line Memory Modules suitable for easy interchange and addition of 32M byte memory.

FEATURES

- Low power dissipation
Max. self-refresh 29.7mW (SL-part)
Max. battery back-up 49.5mW (SL-part)
Max. CMOS standby 39.6mW (SL-part)
99.0mW
Max. TTL standby 198.0mW
Max. operating

Speed	Power
50	7.28W
60	6.04W
70	5.05W

- Single power supply of 5V $\pm$ 10%
- TTL compatible inputs and outputs
- Fast access time


Speed	tRAC	tCAC	tPC
50	50ns	13ns	35ns
60	60ns	15ns	40ns
70	70ns	18ns	45ns

- Fast page mode operation
- CAS-before-RAS, RAS-only, Hidden refresh and Self-refresh
- 2048 refresh cycles / 256ms (SL-part)
- 2048 refresh cycles / 32ms

PIN DESCRIPTION

RAS0-RAS1	Row Address Strobe
CAS0-CAS1	Column Address Strobe
WE	Write Enable
OE	Output Enable
A0-A10	Address Input
DQ0-DQ35	Data Input/Output
PD1-PD5	Presence Detect
VCC	Power (+ 5V)
VSS	Ground


PIN CONNECTION



PIN NAME

#	NAME	#	NAME
1	Vss	37	DQ19
2	DQ0	38	DQ20
3	DQ1	39	Vss
4	DQ2	40	CAS0
5	DQ3	41	A10
6	DQ4	42	NC
7	DQ5	43	CAS1
8	DQ6	44	RAS0
9	DQ7	45	RAS1
10	Vcc	46	DQ21
11	PD5	47	WE
12	A0	48	Vss
13	A1	49	DQ22
14	A2	50	DQ23
15	A3	51	DQ24
16	A4	52	DQ25
17	A5	53	DQ26
18	A6	54	DQ27
19	OE	55	DQ28
20	DQ8	56	DQ29
21	DQ9	57	DQ30
22	DQ10	58	DQ31
23	DQ11	59	Vcc
24	DQ12	60	DQ32
25	DQ13	61	DQ33
26	DQ14	62	DQ34
27	DQ15	63	DQ35
28	A7	64	NC
29	DQ16	65	NC
30	Vcc	66	NC
31	A8	67	PD1
32	A9	68	PD2
33	NC	69	PD3
34	NC	70	PD4
35	DQ17	71	NC
36	DQ18	72	Vss

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
TA	Ambient Temperature	0 to 70	°C
TSTG	Storage Temperature	-55 to 150	°C
VIN, VOUT	Voltage on Any Pin Relative to Vss	-1.0 to 7.0	V
VCC	Voltage on Vcc Relative to Vss	-1.0 to 7.0	V
Ios	Short Circuit Output Current	50	mA
Pd	Power Dissipation	18.36	W

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA= 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VCC	Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.4	-	VCC+ 1.0	V
VIL	Input Low Voltage	-1.0	-	0.8	V

NOTE : All voltages are referenced to Vss.

DC CHARACTERISTICS

(TA= 0°C to 70°C, VCC= 5V± 10%, VSS= 0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED/ POWER	MIN.	MAX.	UNIT	NOTE
ILI	Input Leakage Current (Any Input Pin)	VSS≤ VIN≤ VCC+ 1.0, All other pins not under test= VSS		-180	180	μA	
ILO	Output Leakage Current (High Impedance State)	VSS≤ VOUT≤ VCC, RAS & CAS at VIH		-20	20	μA	
ICC1	VCC Supply Current, Operating	trC= trC (min.)	50 60 70	- - -	1323 1098 918	mA	1,2,3
ICC2	VCC Supply Current, TTL Standby	RAS & CAS at VIH, other inputs≥ VSS		-	36	mA	
ICC3	VCC Supply Current, RAS-only refresh	trC= trC (min.)	50 60 70	- - -	1323 1098 918	mA	1,3
ICC4	VCC Supply Current, Fast Page mode	tpC= tpC (min.)	50 60 70	- - -	828 738 648	mA	1,2,3
ICC5	VCC Supply Current, CMOS Standby	RAS & CAS ≥ VCC-0.2V	SL-part	- -	18 7.2	mA	5
ICC6	VCC Supply Current, CAS-before-RAS refresh	trC= trC (min.)	50 60 70	- - -	1323 1098 918	mA	1,3
ICC7	VCC Supply Current, Battery Back Up (SL-part only)	trC= 125μs, CAS= CBR cycling or 0.2V WE= VCC-0.2V A0-A10= VCC-0.2V or 0.2V DQ0-DQ35= VCC-0.2V, 0.2V, or open	trAS≤ 300ns trAS≤ 1μs	- -	5.4 9	mA	1,4,5
ICC8	VCC Supply Current Self Refresh (SL-part only)	RAS & CAS= VIL OE & WE & A0-A10= VCC-0.2V or 0.2V, DQ0-DQ35= VCC - 0.2V, 0.2V or open			5.4	mA	5
VOL	Output Low Voltage	IoL= 4.2mA		-	0.4	V	
VOH	Output High Voltage	IoH= -5mA		2.4	-	V	

NOTE :

1. ICC1, ICC3, ICC4, ICC6 and ICC7 depend on cycle rate.
2. ICC1, ICC3, ICC4, and ICC6 depend on output loading. Specified values are obtained with the output open.
3. ICC1 is specified as average current. for ICC1, ICC3 and ICC6, address can be changed maximum two times while RAS= VIL. for ICC4, address can be changed maximum once while CAS= VIH.
4. Only trAS(max.)= 1μs is applied to refresh of battery backup but trAS(max.)= 10μs is applied to normal functional operation.
5. ICC5(max.)= 7.2mA, ICC7 and ICC8 are applied to SL-part only (HYM536A810ASLM/ASLMG).

AC CHARACTERISTICS

(TA= 0°C to 70°C, VCC= 5V± 10%, VSS = 0V, unless otherwise noted.) NOTE : 1, 2, 3

#	SYMBOL	PARAMETER	HYM536A810A M-Series						UNIT	NOTE
			-60		-60		-70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	90	-	110	-	130	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	140	-	160	-	180	-	ns	
3	tPC	Fast Page Mode Cycle Time	35	-	40	-	45	-	ns	
4	tPRWC	Fast Page Mode Read-Modify-Write Cycle Time	80	-	85	-	90	-	ns	
5	tRAC	Access Time from RAS	-	50	-	60	-	70	ns	4,9,10
6	tCAC	Access Time from CAS	-	13	-	15	-	18	ns	4,9
7	tAA	Access Time from Column Address	-	25	-	30	-	35	ns	4,9,10
8	tCPA	Access Time from CAS Precharge	-	30	-	35	-	40	ns	4
9	tCLZ	CAS to Output Low Impedance	0	-	0	-	0	-	ns	4
10	tOFF	Output Buffer Turn-off Delay	0	10	0	13	0	15	ns	5
11	tT	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	3
12	tRP	RAS Precharge Time	30	-	40	-	50	-	ns	
13	tRAS	RAS Pulse Width	50	10K	60	10K	70	10K	ns	
14	tRASP	RAS Pulse Width (Fast Page Mode)	50	200K	60	200K	70	200K	ns	
15	tRSH	RAS Hold Time	13	-	15	-	18	-	ns	
16	tCSH	CAS Hold Time	50	-	60	-	70	-	ns	
17	tCAS	CAS Pulse Width	13	10K	15	10K	18	10K	ns	
18	tRCD	RAS to CAS Delay	18	37	20	45	20	52	ns	9
19	tRAD	RAS to Column Address Delay Time	15	30	15	35	15	40	ns	10
20	tCRP	CAS to RAS Precharge Time	5	-	5	-	5	-	ns	
21	tCP	CAS Precharge Time	8	-	10	-	10	-	ns	
22	tASR	Row Address Set-up Time	0	-	0	-	0	-	ns	
23	tRAH	Row Address Hold Time	8	-	10	-	10	-	ns	
24	tASC	Column Address Set-up Time	0	-	0	-	0	-	ns	
25	tCAH	Column Address Hold Time	10	-	10	-	15	-	ns	
26	tAR	Column Address Hold Time from RAS	50	-	50	-	55	-	ns	
27	tRAL	Column Address to RAS Lead Time	25	-	30	-	35	-	ns	
28	tRCS	Read Command Set-up Time	0	-	0	-	0	-	ns	
29	tRCH	Read Command Hold Time Referenced to CAS	0	-	0	-	0	-	ns	6
30	tRRH	Read Command Hold Time Referenced to RAS	0	-	0	-	0	-	ns	6
31	tWCH	Write Command Hold Time	8	-	10	-	10	-	ns	
32	tWCR	Write Command Hold Time from RAS	45	-	55	-	60	-	ns	
33	tWP	Write Command Pulse Width	8	-	10	-	10	-	ns	
34	tRWL	Write Command to RAS Lead Time	13	-	15	-	18	-	ns	
35	tCWL	Write Command to CAS Lead Time	13	-	15	-	18	-	ns	
36	tDS	Data-In Set-up Time	0	-	0	-	0	-	ns	7
37	tDH	Data-In Hold Time	10	-	10	-	10	-	ns	7
38	tDHR	Data-In Hold Time Referenced to RAS	50	-	50	-	55	-	ns	
39	tREF	Refresh Period (2048 cycles)		- 32	-	32	-	32	ms	12
			SL-part	- 256	-	256	-	256	ms	11
40	tWCS	Write Command Set-up Time	0	-	0	-	0	-	ns	8

AC CHARACTERISTICS

(continued)

(continued)

#	SYMBOL	PARAMETER	HYM536A810A M-Series						UNIT	NOTE
			-50		-60		-70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
41	tcWD	CAS to WE Delay Time	33	-	38	-	43	-	ns	8
42	trWD	RAS to WE Delay Time	70	-	83	-	95	-	ns	8
43	tAWD	Column Address to WE Delay Time	45	-	53	-	60	-	ns	8
44	tCSR	CAS Set-up Time (CBR Cycle)	5	-	5	-	5	-	ns	
45	tCHR	CAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
46	trPC	RAS to CAS Precharge Time	0	-	0	-	0	-	ns	
47	tcPT	CAS Precharge Time (CBR Counter Test)	15	-	20	-	25	-	ns	
48	tROH	RAS Hold Time Reference to OE	0	-	0	-	0	-	ns	
49	toEA	OE Access Time	0	15	0	18	0	20	ns	
50	toED	OE to Data Delay	13	-	15	-	15	-	ns	
51	toEZ	Output Buffer Turn Off Delay Time from OE	0	10	0	13	0	15	ns	
52	toEH	OE Command Hold Time	10	-	10	-	10	-	ns	
53	tcPWD	WE Delay Time from CAS Precharge	30	-	35	-	40	-	ns	8
54	trHCP	RAS Hold Time from CAS Precharge	30	-	35	-	40	-	ns	
55	tWRP	WE to RAS Precharge Time (CBR Cycle)	10	-	10	-	10	-	ns	
56	tWRH	WE to RAS Hold time (CBR Cycle)	10	-	10	-	10	-	ns	
57	twTS	Write Command Set-up Time (Test Mode In)	10	-	10	-	10	-	ns	
58	twTH	Write Command Hold Time (Test Mode In)	10	-	10	-	10	-	ns	
59	trASS	RAS Pulse Width (Self Refresh Cycle)	100	-	100	-	100	-	μs	
60	trPS	RAS Precharge Time (Self Refresh Cycle)	90	-	110	-	130	-	ns	
61	tCHS	CAS Hold Time (Self Refresh Cycle)	-50	-	-50	-	-50	-	ns	

4675088 0005668 349

NOTE :


1. An initial pause of 200 μ s is required after power-up followed by 8 RAS cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS-only refresh cycles are required. The device should carefully initialized to be prevented from being entered into multi bit test mode.
2. VIH(min.) and VIL(max.) are reference levels for measuring timing of input signals. Transition time is measured between VIH and VIL and assumed to be 5ns for all inputs.
3. Refer to the HY5117400A data sheet for detailed information.
4. Measured at VOH= 2.4V and VOL= 0.4V with a load equivalent to 2 TTL loads and 100pF.
5. toFF(max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. Either tRCH or tRRH must be satisfied for a read cycle.
7. These parameters are referenced to CAS leading edge in early write cycles.
8. twcs is not a restrictive operating parameter. It is included in the data sheet as electrical characteristics only. If twcs $\geq$ twcs(min.), the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle.
9. Operation within the tRCD(max.) limit insures that tRAC(max.) can be met. tRCD(max.) is specified as a reference point only. If tRCD is greater than the specified tRCD(max.) limit, then access time is controlled by tCAC.
10. Operation within the tRAD(max.) limit insures that tRAC(max.) can be met. tRAD(max.) is specified as a reference point only. If tRAD is greater than the specified tRAD(max.) limit, then access time is controlled by tAA.
11. tREF(max.)= 256ms is applied to SL-part only (HYM536A810ASLM/ASLMG).
12. A burst of 2048 CAS-before-RAS refresh cycles must be executed within 32ms after exiting self refresh (for SL-part).

CAPACITANCE

(TA= 25°C, VCC= 5V $\pm$ 10%, VSS= 0V, f= 1MHz, unless otherwise noted.)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0-A10)	-	125	pF
CIN2	Input Capacitance (WE, OE)	-	145	pF
CIN3	Input Capacitance (RAS0-RAS1)	-	72	pF
CIN4	Input Capacitance (CAS0-CAS1)	-	72	pF
CDQ	Data Input/Output Capacitance (DQ0-DQ35)	-	25	pF

**72 pin Single In-line Memory Module (M ; Tin-Lead plated, MG ; Gold plated)
HYM536A800A/ASL (SOJ Mounted)**



ORDERING INFORMATION

PART NUMBER	SPEED	POWER	PACKAGE	PLATING
HYM536A810AM	50/60/70		SIMM	Tin-Lead
HYM536A810ASLM	50/60/70	SL-part	SIMM	Tin-Lead
HYM536A810AMG	50/60/70		SIMM	Gold
HYM536A810ASLMG	50/60/70	SL-part	SIMM	Gold