



Integrated Device Technology, Inc.

256K x 8 CMOS STATIC RAM MODULE

IDT7MP4034

FEATURES:

- High density separate I/O, 2 megabit CMOS static RAM module
- Fast access time: 10ns (max.)
- Low profile 42-pin ZIP (Zig-zag In-line vertical Package)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V ($\pm 10\%$) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible

DESCRIPTION:

The IDT7MP4034 is a separate I/O, 256K x 8 CMOS static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 256K x 1 static RAMs in plastic SOJ packages. Availability of two chip select lines (one for each group of four RAMs) provides nibble access and allows the user to configure the memory into a 256K x 8 or a 512K x 4 organization. The IDT7MP4034 is available with access times as fast as 10ns with minimal power consumption.

The IDT7MP4034 is packaged in a 42-pin FR-4 ZIP (Zig-zag In-line vertical Package). The memory configuration results in a package 2.65 inches long and 0.35 inches wide. At only 0.5 inches high, this low profile package is ideal for high performance systems with minimum board spacing.

All inputs and outputs of the IDT7MP4034 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation.


PIN CONFIGURATION

GND	1	2	V _{CC}
DI ₀	3	4	DO ₀
DI ₁	5	6	DO ₁
DI ₂	7	8	DO ₂
DI ₃	9	10	DO ₃
A ₀	11	12	A ₁
A ₂	13	14	A ₃
A ₄	15	16	A ₅
A ₆	17	18	A ₇
CS ₀	19	20	GND
WE	21	22	CS ₁
A ₈	23	24	A ₉
A ₁₀	25	26	A ₁₁
A ₁₂	27	28	A ₁₃
A ₁₄	29	30	A ₁₅
A ₁₆	31	32	A ₁₇
DI ₄	33	34	DO ₄
DI ₅	35	36	DO ₅
DI ₆	37	38	DO ₆
DI ₇	39	40	DO ₇
V _{CC}	41	42	GND

ZIP
TOP VIEW

2745 drw 01

FUNCTIONAL BLOCK DIAGRAM



2745 drw 02

PIN NAMES

DI ₀₋₇	Data Inputs
DO ₀₋₇	Data Outputs
A ₀₋₁₇	Address Inputs
CS ₀₋₁	Chip Selects
WE	Write Enable
V _{CC}	Power
GND	Ground

2745 tbl 01

COMMERCIAL TEMPERATURE RANGE

APRIL 1992

©1992 Integrated Device Technology, Inc.

DSC-705/3

7-32-1

1

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTE:

2745 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2745 tbl 04

1. V_{IL} = -3.0V for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	5.0V ± 10%

2745 tbl 05

TRUTH TABLE

Mode	$\overline{CS}$	$\overline{WE}$	Output	Power
Standby	H	X	High-Z	Standby
Read	L	H	DATA _{OUT}	Active
Write	L	L	DATA _{IN}	Active

2745 tbl 03

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Unit
C _{IN(D)}	Input Capacitance (Data)	V _{IN} = 0V	15	pF
C _{IN(A)}	Input Capacitance (Address and Control)	V _{IN} = 0V	92	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	15	pF

NOTE:

2745 tbl 06

1. This parameter is guaranteed by design but not tested.

DC ELECTRICAL CHARACTERISTICS⁽¹⁾(V_{CC} = 5V ± 10%, T_A = 0°C TO +70°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
I _{LI}	Input Leakage (Address and Control)	V _{CC} = Max. V _{IN} = GND to V _{CC}	—	40	μA
I _{LI}	Input Leakage (Data)	V _{CC} = Max. V _{IN} = GND to V _{CC}	—	10	μA
I _{LO}	Output Leakage	V _{CC} = Max. $\overline{CS}$ = V _{IH} , V _{OUT} = GND to V _{CC}	—	10	μA
V _{OL}	Output Low Voltage	V _{CC} = Min., I _{OL} = 8mA	—	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min., I _{OH} = -4mA	2.4	—	V

2745 tbl 07

Symbol	Parameter	Test Conditions	10-12ns Max.	15-45ns Max.	Unit
I _{CC}	Dynamic Operating Current	$\overline{CS}$ = V _{IL} , Output Open V _{CC} = Max., f = f _{MAX}	1520	1200	mA
I _{SB}	Standby Supply Current	$\overline{CS}$ ≥ V _{IH} , V _{CC} = Max. Outputs Open, f = f _{MAX}	560	320	mA
I _{SB1}	Full Standby Supply Current	$\overline{CS}$ ≥ V _{CC} - 0.2V, V _{IN} > V _{CC} - 0.2V or < 0.2V, f = 0	240	240	mA

NOTE:

2745 tbl 08

1. 10, 12, 15, and 17ns are preliminary specifications only.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2745 tbi 09




Figure 1. Output Load

2745 drw 03

* Including scope and jig.




Figure 2. Output Load
(for tchz, tclz, tow and twhz)

2745 drw 04

AC ELECTRICAL CHARACTERISTICS⁽²⁾

(VCC = 5.0V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	7MP4034SxxZ								Unit
		-10		-12		-15		-17		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE										
tRC	Read Cycle Time	10	—	12	—	15	—	17	—	ns
tAA	Address Access Time	—	10	—	12	—	15	—	17	ns
tACS	Chip Select Access Time	—	10	—	12	—	15	—	17	ns
tCLZ ⁽¹⁾	Chip Select to Output in Low Z	3	—	3	—	3	—	3	—	ns
tCHZ ⁽¹⁾	Chip Deselect to Output in High Z	—	10	—	10	—	10	—	10	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	3	—	ns
tPU ⁽¹⁾	Chip Select to Power Up Time	0	—	0	—	0	—	0	—	ns
tpD ⁽¹⁾	Chip Deselect to Power Down Time	—	10	—	12	—	15	—	17	ns
WRITE CYCLE										
tWC	Write Cycle Time	10	—	12	—	15	—	17	—	ns
tCW	Chip Select to End of Write	10	—	12	—	13	—	15	—	ns
tAW	Address Valid to End of Write	10	—	10	—	13	—	15	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width	10	—	10	—	13	—	15	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tWHZ ⁽¹⁾	Write Enable to Output in High Z	—	5	—	5	—	8	—	9	ns
tdW	Data to Write Time Overlap	8	—	10	—	10	—	11	—	ns
tdH	Data Hold from Write Time	0	—	0	—	0	—	0	—	ns
tOW ⁽¹⁾	Output Active from End of Write	0	—	0	—	0	—	0	—	ns

NOTES:

1. This parameter is guaranteed by design but not tested.
2. 10,12,15, and 17ns are preliminary specifications only.

2745 tbi 10

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ± 10%, T_A = 0°C to +70°C)

VCC = 5.0V ± 10%, TA = 0°C to 70°C)

Symbol	Parameter	7MP4034SxxZ									
		-20		-25		-35		-45			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
READ CYCLE											
tRC	Read Cycle Time	20	—	25	—	35	—	45	—	ns	
tAA	Address Access Time	—	20	—	25	—	35	—	45	ns	
tACS	Chip Select Access Time	—	20	—	25	—	35	—	45	ns	
tCLZ ⁽¹⁾	Chip Select to Output in Low Z	3	—	5	—	5	—	5	—	ns	
tCHZ ⁽¹⁾	Chip Deselect to Output in High Z	—	10	—	13	—	20	—	25	ns	
tOH	Output Hold from Address Change	3	—	3	—	3	—	3	—	ns	
tPU ⁽¹⁾	Chip Select to Power Up Time	0	—	0	—	0	—	0	—	ns	
tPD ⁽¹⁾	Chip Deselect to Power Down Time	—	20	—	25	—	35	—	45	ns	
WRITE CYCLE											
tWC	Write Cycle Time	20	—	25	—	35	—	45	—	ns	
tCW	Chip Select to End of Write	17	—	22	—	30	—	40	—	ns	
tAW	Address Valid to End of Write	17	—	22	—	30	—	40	—	ns	
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns	
tWP	Write Pulse Width	17	—	22	—	30	—	40	—	ns	
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	ns	
tWHZ ⁽¹⁾	Write Enable to Output in High Z	—	10	—	13	—	20	—	25	ns	
tDW	Data to Write Time Overlap	13	—	15	—	20	—	25	—	ns	
tDH	Data Hold from Write Time	0	—	0	—	0	—	0	—	ns	
tOW ⁽¹⁾	Output Active from End of Write	—	0	—	0	—	0	—	0	ns	


2745 tbl 11

NOTE:

1. This parameter is guaranteed by design but not tested.


7-32-4

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




2745 drw 05

TIMING WAVEFORM OF READ CYCLE NO. 2^(1,2)



2745 drw 06

TIMING WAVEFORM OF READ CYCLE NO. 3^(1,3)



2745 drw 07


NOTES:

1. WE is high for read cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with $\overline{CS}$ transition low.
4. Transition is measured $\pm 200\text{mV}$ from steady state with 5pF load (including scope and jig). This parameter is guaranteed by design but not tested.

7


7-32-5

TIMING WAVEFORM OF WRITE CYCLE NO. 1^(1, 2, 3) ($\overline{WE}$ CONTROLLED TIMING)



2745 drw 08

TIMING WAVEFORM OF WRITE CYCLE NO. 1^(1, 2, 3, 4) ($\overline{CS}$ CONTROLLED TIMING)




NOTES:

1. $\overline{WE}$ or $\overline{CS}$ must be high during all address transitions.
2. A write occurs during the overlap (t_{CW} or t_{WP}) of a low $\overline{CS}$ and a low $\overline{WE}$.
3. t_{WR} is measured from the earlier of $\overline{CS}$ or $\overline{WE}$ going high to the end of the write cycle.
4. If the $\overline{CS}$ low transition occurs simultaneous with or after the $\overline{WE}$ low transition, the outputs remain in the high impedance state.
5. Transition is measured $\pm 200\text{mV}$ from steady state with 5pF load (including scope and jig). This parameter is guaranteed by design but not tested.

2745 drw 09

PACKAGE DIMENSIONS



2745 drw 10

7-32-6