TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

524,288-WORD BY 8-BIT FULL CMOS STATIC RAM

DESCRIPTION

The TC55V040AFT is a 4,194,304-bit static random access memory (SRAM) organized as 524,288 words by 8 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 2.3 to 3.6 V power supply. Advanced circuit technology provides both high speed and low power at an operating current of 3 mA/MHz and a minimum cycle time of 55 ns. It is automatically placed in low-power mode at 0.5 μ A standby current (at VDD = 3 V, Ta = 25°C, maximum) when chip enable (CE1) is asserted high or (CE2) is asserted low. There are three control inputs. CE1 and CE2 are used to select the device and for data retention control, and output enable (OE) provides fast memory access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. And, with a guaranteed operating extreme temperature range of -40° to 85°C, the TC55V040AFT can be used in environments exhibiting extreme temperature conditions. The TC55V040AFT is available in normal and reverse pinout plastic 40-pin thin-small-outline package (TSOP).

FEATURES

- Low-power dissipation Operating: 10.8 mW/MHz (typical)
- Single power supply voltage of 2.3 to 3.6 V
- Power down features using CE1 and CE2
- Data retention supply voltage of 1.5 to 3.6 V
- Direct TTL compatibility for all inputs and outputs
- Wide operating temperature range of -40° to 85°C
- Standby Current (maximum):

0	
3.6 V	7 μΑ
3.0 V	5 μΑ

• Access Times (maximum):


	TC55V040AFT				
	-55	-70			
Access Time	55 ns	70 ns			
CE1 Access Time	55 ns	70 ns			
CE2 Access Time	55 ns	70 ns			
OE Access Time	30 ns	35 ns			

Package:

TSOP 40-P-1014-0.50 (AFT) (Weight: 0.32 g typ)

PIN ASSIGNMENT (TOP VIEW)

40 PIN TSOP




PIN NAMES

A0~A18	Address Inputs
CE1, CE2	Chip Enable
R/W	Read/Write Control
ŌĒ	Output Enable
I/O1~I/O8	Data Inputs/Outputs
V _{DD}	Power
GND	Ground
NC	No Connection

Pin No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Pin Name	A16	A15	A14	A13	A12	A11	A9	A8	R/W	CE2	NC	NC	A18	A7	A6	A5	A4	A3	A2	A1
Pin No.	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40
Pin Name	A0	CE1	GND	ŌĒ	I/01	I/O2	I/O3	I/O4	NC	V _{DD}	V _{DD}	I/O5	I/O6	I/07	I/O8	A10	NC	NC	GND	A17

<u>TOSHIBA</u>

BLOCK DIAGRAM



OPERATING MODE

MODE	CE1	CE2	ŌĒ	R/W	I/O1~I/O8	POWER
Read	L	Н	L	Н	Output	I _{DDO}
Write	L	Н	*	L	Input	I _{DDO}
Output Deselect	L	Н	Н	Н	High-Z	IDDO
Standby	Н	*	*	*	High-Z	IDDS
Standby	*	L	*	*	High-Z	I _{DDS}

* = don't care

H = logic high

L = logic low

MAXIMUM RATINGS

SYMBOL	RATING	VALUE	UNIT
V _{DD}	Power Supply Voltage	-0.3~4.6	V
V _{IN}	Input Voltage	-0.3*~4.6	V
V _{I/O}	Input/Output Voltage	-0.5~V _{DD} + 0.5	V
PD	Power Dissipation	0.6	W
T _{solder}	Soldering Temperature (10s)	260	°C
T _{stg}	Storage Temperature	-55~150	°C
T _{opr}	Operating Temperature	-40~85	°C

*: -3.0 V when measured at a pulse width of 50ns

DC RECOMMENDED OPERATING CONDITIONS (Ta = -40° to 85°C)

SYMBOL	PARAMETER		UNIT		
STMBOL		MIN	TYP	MAX	ONIT
V _{DD}	Power Supply Voltage	2.3	3.0	3.6	V
VIH	Input High Voltage	2.2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	-0.3*		$V_{DD} imes 0.22$	V
V _{DH}	Data Retention Supply Voltage	1.5		3.6	V

*: -3.0 V when measured at a pulse width of 50 ns

DC CHARACTERISTICS (Ta = -40° to 85°C, V_{DD} = 2.3 to 3.6 V)

SYMBOL	PARAMETER	TEST CO	ONE	DITION			MIN	TYP	MAX	UNIT
IIL	Input Leakage Current	$V_{IN} = 0 V \sim V_{DD}$					_	_	±1.0	μΑ
I _{OH}	Output High Current	$V_{OH} = V_{DD} - 0.5 V$					-0.5	_		mA
I _{OL}	Output Low Current	V _{OL} = 0.4 V					2.1	_		mA
I _{LO}	Output Leakage Current	$\overline{CE1} = V_{IH} \text{ or } CE2 = V_{IL} \text{ or } R/W$ $V_{OUT} = 0 V \sim V_{DD}$	/ = \	/ _{IL} or OE =	= V _{IH} ,				±1.0	μA
		$\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$ and $R/W = V_{IH}$ and $I_{OUT} = 0$ mA, Other Input = V_{IH}/V_{IL}				55 ns	_	_	60	
IDDO1				V _{DD} = 3 V ± 10%	t _{cycle}	cycle 70 ns			50	mA
						1 μs			10	
	Operating Current	$\overline{\text{CE1}} = 0.2 \text{ V} \text{ and}$		$V_{DD} = t_{c}$ A, 3 V ± 10%		55 ns			55	
I _{DDO2}		CE2 = V _{DD} - 0.2 V and R/W = V _{DD} - 0.2 V, I _{OUT} = 0 m	۱A		t _{cycle}	70 ns	Ι		45	mA
		Other Input = $V_{DD} - 0.2 \text{ V/0.2 V}$		0 1 = 1070		1 μs			5	
I _{DDS1}		$\overline{CE} = V_{IH}$ or $CE2 = V_{IL}$							2	mA
			VD	D =	Ta = 25	°C			0.6	
			3١	/ ± 10%	Ta = -40~85°C				6	
	Standby Current	$\overline{CE1} = V_{DD} - 0.2 V$	VD	D =	Ta = 25	°C		_	0.7	
I _{DDS2} (Note)	Standby Current	or CE2 = 0.2 V	3.3	$3 V \pm 0.3 V$	Ta = -40~85°C			_	7	μA
(. 1010)		V _{DD} = 1.5 V~3.6 V			Ta = 25°C			0.05	0.5	
			VC	$V_{DD} = 3.0 V$	Ta = -40~40°C		_	_	1	
					Ta = -4	0~85°C		_	5	

Note: In standby mode with $\overline{CE1} \ge V_{DD} - 0.2$ V, these limits are assured for the condition $CE2 \ge V_{DD} - 0.2$ V or $CE2 \le 0.2$ V.

CAPACITANCE (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C _{IN}	Input Capacitance	V _{IN} = GND	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

$\frac{AC CHARACTERISTICS AND OPERATING CONDITIONS}{(Ta = -40^{\circ} to 85^{\circ}C, V_{DD} = 2.7 to 3.6 V)}$

READ CYCLE

			TC55V	040AFT		
SYMBOL	PARAMETER		55	-7	UNIT	
		MIN	MAX	MIN	MAX	
t _{RC}	Read Cycle Time	55	_	70	_	
tACC	Address Access Time	_	55	_	70	
t _{CO1}	Chip Enable(CE1) Access Time		55	_	70	
t _{CO2}	Chip Enable(CE2) Access Time		55	_	70	
t _{OE}	Output Enable Access Time	_	30	_	35	ns
tCOE	Chip Enable Low to Output Active	5	_	5	_	115
tOEE	Output Enable Low to Output Active	0	_	0	_	
t _{OD}	Chip Enable High to Output High-Z	_	25	_	30	
t _{ODO}	Output Enable High to Output High-Z	_	25	_	30	
t _{OH}	Output Data Hold Time	10	_	10	_	

WRITE CYCLE

SYMBOL	PARAMETER	-{	55	-7	UNIT	
		MIN	MAX	MIN	MAX	
t _{WC}	Write Cycle Time	55		70		
t _{WP}	Write Pulse Width	45	_	50	_	
t _{CW}	Chip Enable to End of Write	50		60		
t _{AS}	Address Setup Time	0	_	0	_	
t _{WR}	Write Recovery Time	0		0	_	ns
todw	R/W Low to Output High-Z	_	25		30	
tOEW	R/W High to Output Active	0	_	0	_	
t _{DS}	Data Setup Time	25		30		
t _{DH}	Data Hold Time	0		0		

AC TEST CONDITIONS

PARAMETER	TEST CONDITION
Output load	30 pF + 1 TTL Gate
Input pulse level	0.4 V, 2.4 V
Timing measurements	$V_{DD} imes 0.5$
Reference level	$V_{DD} imes 0.5$
t _R , t _F	5 ns

$\frac{AC CHARACTERISTICS AND OPERATING CONDITIONS}{(Ta = -40^{\circ} to 85^{\circ}C, V_{DD} = 2.3 to 3.6 V)}$

READ CYCLE

SYMBOL	PARAMETER							
		-55		-70		UNIT		
			MAX	MIN	MAX			
t _{RC}	Read Cycle Time	70	_	85				
tACC	Address Access Time	_	70	_	85	85		
t _{CO1}	Chip Enable(CE1) Access Time — 70 —		_	85				
t _{CO2}	Chip Enable(CE2) Access Time	_	70		85			
tOE	Output Enable Access Time	_	35	_	45 ns 5 0			
tCOE	Chip Enable Low to Output Active	5	_	5				
tOEE	Output Enable Low to Output Active	0	_	0				
t _{OD}	Chip Enable High to Output High-Z	able High to Output High-Z 30		35				
todo	Output Enable High to Output High-Z		30		35			
t _{OH}	Output Data Hold Time	10	_	10				

WRITE CYCLE

SYMBOL	PARAMETER					
		-55		-70		UNIT
		MIN	MAX	MIN	MAX	
t _{WC}	Write Cycle Time	70		85		
t _{WP}	Write Pulse Width	50	_	55		
t _{CW}	Chip Enable to End of Write	60		70		
t _{AS}	Address Setup Time	0	_	0	_	
t _{WR}	Write Recovery Time			0		ns
t _{ODW}	R/W Low to Output High-Z 30			35		
tOEW	R/W High to Output Active 0 —		0			
t _{DS}	Data Setup Time	30		35 —		
t _{DH}	Data Hold Time	0	_	0	_	


AC TEST CONDITIONS

PARAMETER	TEST CONDITION		
Output load	30 pF + 1 TTL Gate		
Input pulse level	V _{DD} – 0.2 V, 0.2 V		
Timing measurements	$V_{DD} imes 0.5$		
Reference level	$V_{DD} imes 0.5$		
t _R , t _F	5 ns		




TIMING DIAGRAMS


READ CYCLE (See Note 1)




WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)



WRITE CYCLE 2 (CE1 CONTROLLED) (See Note 4)



WRITE CYCLE 3 (CE2 CONTROLLED) (See Note 4)



Note:

TOSHIBA


- (1) R/W remains HIGH for the read cycle.
- (2) If CE1 goes LOW(or CE2 goes HIGH) coincident with or after R/W goes LOW, the outputs will remain at high impedance.
- (3) If CE1 goes HIGH(or CE2 goes LOW) coincident with or before R/W goes HIGH, the outputs will remain at high impedance.
- (4) If \overline{OE} is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.

DATA RETENTION CHARACTERISTICS (Ta = -40° to 85°C)


SYMBOL	PARAMETER			MIN	TYP	MAX	UNIT
V _{DH}	Data Retention Supply Voltage			1.5	_	3.6	V
I _{DDS2}	Standby Current	V _{DH} = 3.0 V	Ta = -40~40°C	_	_	1	
			Ta = -40~85°C	_		5	μΑ
		$V_{DH} = 3.6 V$	Ta = -40~85°C	—	_	7	
t _{CDR}	Chip Deselect to Data Retention Mode Time			0	_		ns
t _R	Recovery Time			t _{RC} ^(See Note)	_		ns

Note: Read cycle time

CE1 CONTROLLED DATA RETENTION MODE (See Note 1)



CE2 CONTROLLED DATA RETENTION MODE (See Note 3)



Note:


- (1) In $\overline{CE1}$ controlled data retention mode, minimum standby current mode is entered when $CE2 \le 0.2$ V or $CE2 \ge V_{DD} 0.2$ V.
- (2) When $\overline{CE1}$ is operating at the V_{IH} level (2.2V), the operating current is given by I_{DDS1} during the transition of V_{DD} from 3.6 to 2.4V.
- (3) In CE2 controlled data retention mode, minimum standby current mode is entered when CE2 \leq 0.2 V.



PACKAGE DIMENSIONS

TSOP I 40-P-1014-0.50

Unit : mm



Weight: 0.32 g (typ)

RESTRICTIONS ON PRODUCT USE

030619EBA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No
 responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which
 may result from its use. No license is granted by implication or otherwise under any patent or patent rights of
 TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.