


Crystal Clock Oscillator



TFG-756DVX7

FULL DIP Double-Sealed VCXO

Features

- CMOS logic output
- DIP-14 pin package compatible
- Hermetically double-sealed metal package
- Voltage controlled oscillator

Absolute Maximum Ratings

Parameter	Symbol	Rating
Supply voltage	V _{cc}	-0.5 to +7.0 V
Input voltage	V _{IN}	-0.5 to V _{cc} +0.5 V
Output voltage	V _O	-0.5 to V _{cc} +0.5 V
Output current	I _O	±20 mA
Storage temperature	T _{stg}	-40 to +85 °C

Specifications

Parameter		TFG-756DVX7	Conditions
Frequency	f _o	40 to 100 MHz	
Frequency Stability	Δf/f _o	±50 ppm max.	(*1)
Pullability		±150 ppm min.	at V _{cont} =0 to +5.0V, Ref=+2.5 V
Control Voltage Range	V _{cont}	+2.5 V ±2.5V	DC, Pin #1
Operating Temperature	T _{opr}	0 °C to +70 °C	
Supply Voltage	V _{cc}	+5.0 V ±5%	DC, Pin #14
Supply Current	I _{cc}	See Table A (max.)	V _{cc} =+5.25V
Output Voltage	V _{OH} V _{OL}	V _{OH} =V _{cc} -0.5 V min. / V _{OL} =+0.5 V max.	I _{OH} =-4mA Pin #8 I _{OL} =+4mA
Symmetry	SYM	40 to 60 %	at 50% V _{cc}
Rise/Fall time	t _r /t _f	See Table A (max.)	at 20% to 80% V _{cc}
Load Capacitance	C _L	30 pF max.	
Start-up time	t _{st}	4 ms max.	

*1 Inclusive of calibration tolerance at +25°C, operating temperature, operating voltage range.

*2 Rise time (0 to +4.75V) of V_{cc} > 150μs

Package Outlines [Dimensions in mm]




Table A

Freq. (MHz)	40 ≤ f _o < 60	60 < f _o ≤ 100
I _{cc} (mA)	50	60
t _r , t _f (ns)	4	3

Test Circuit

See Test Circuit page TEST-7