
Ordering Information



URL: http://www.eorex.com Email: sales@eorex.com

64Mb(4Banks) Synchronous DRAM

EM482M3244VTA (2Mx32)

Description

The EM482M3244VTA is Synchronous Dynamic Random Access Memory (SDRAM) organized as 524,288 words x 4 banks x 32 bits. All inputs and outputs are synchronized with the positive edge of the clock . The 64Mb SDRAM uses synchronized pipelined architecture to achieve high speed data transfer rates and is designed to operate in 3.3V low power memory system. It also provides auto refresh with power saving / down mode. All inputs and outputs voltage levels are compatible with LVTTL .


Features

- · Fully synchronous to positive clock edge
- Single 3.3V +/- 0.3V power supply
- LVTTL compatible with multiplexed address
- Programmable Burst Length (B/L) 1,2,4,8 or full page
- Programmable CAS Latency (C/L) 2 or 3
- Data Mask (DQM) for Read/Write masking
- Programmable wrap sequential Sequential (B/ L = 1/2/4/8/full page)
 - Interleave (B/L = 1/2/4/8)
- Burst read with single-bit write operation
- All inputs are sampled at the positive rising edge of the system clock.
- · Auto refresh and self refresh
- 4,096 refresh cycles / 64ms

Rev.01 2/33

^{*} EOREX reserves the right to change products or specification without notice.

Pin Assignment (Top View)



86pin TSOP-II (400mil x 875 mil) (0.5mm Pin pitch)


Rev.01 3/33

Pin Descriptions (Simplified)

Pin	Name	Pin Function
CLK	System Clock	Master Clock Input(Active on the Positive rising edge)
/CS	Chip select	Selects chip when active
CKE	Clock Enable	Activates the CLK when "H" and deactivates when "L". CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A10	Address	Row address (A0 to A10) is determined by A0 to A10 level at the bank active command cycle CLK rising edge. CA(CA0 to CA7) is determined by A0 to A7 level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A10 defines the pre-charge mode. When A10 = High at the pre-charge command cycle, all banks are pre-charged. But when A10 = Low at the pre-charge command cycle, only the bank that is selected by BA is pre-charged.
BA0~BA1	Bank Address	Selects which bank is to be active.
/RAS	Row address strobe	Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.
/CAS	Column address strobe	Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
WE	Write Enable	Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
DQM0 ~ DQM3	Data input/output Mask	DQM controls I/O buffers.
DQ0 ~ 31	Data input/output	DQ pins have the same function as I/O pins on a conventional DRAM.
VDD/Vss	Power supply/Ground	VDD and Vss are power supply pins for internal circuits.
VDDQ/Vssq	Power supply/Ground	VDDQ and VSSQ are power supply pins for the output buffers.
NC	No connection	This pin is recommended to be left No Connection on the device.

Rev.01 4/33


Block Diagram



Rev.01 5/33

Commands


Mode register set command (/CS, /RAS, / CAS, /WE = Low)



The EM482M3244VTA have a mode register that defines how the device operates. In this command, A0 through BA are the data input pins. After power on, the mode register set command must be executed to initialize the device. The mode register can be set only when all banks are in idle state. The EO482M3244VTA, cannot accept any other commands, only during 2CLK can following this command.

(Figure. 1 Mode register set command)

Active command (/CS, /RAS = Low, /CAS, /WE = High)




The EM482M3244VTA have 4 banks, each with 2,048 rows. This command activates the bank selected by BA and a row address selected by A0 through A10.This command corresponds to a conventional DRAM's /RAS falling.

(Figure. 2 Row address strobe and bank activate command)

Rev.01 6/33


Precharge command (/CS, /RAS, /WE = Low, / CAS = High)



This command begins precharge operation of the bank selected by. When A10 is high,all banks are precharged, regardless of. When BA is low,only the bank selected by BA is precharged.

(Figure. 3 Precharged command)

Write command (/CS, /CAS, /WE = Low, /RAS = High)




If the mode register is in the burst write mode, this command sets the burst start address given by the column address to begin the burst write operation. The first write data in burst mode can input with this command with subsequent data on following clicks.

(Figure. 4 Column address and write command)

Rev.01 7/33


Read command (/CS, /CAS = Low, / RAS, /WE = High)



Raed data is available after /CAS latency requirements have been met. This command sets the burst start address given by the column.

(Figure. 5 Column address and read command)

Auto refresh command (/CS, /RAS, /CAS = Low, /WE, CKE = High)




This command is a request to begin the CBR refresh operation. The refresh address is generated internally. Before

Executing CBR refresh, all banks must be precharged. After this cycle, all banks will be in the idle (Precharged) state and ready for a row activate command. During tRC period (from refresh command to refresh or activate command), the EM482M3244VTA cannot accept any other command.

(Figure. 6 Auto refresh command)

Rev.01 8/33


Self refresh entry command (/CS, / RAS, /CAS, CKE = Low, /WE = High)



After the command execution, self refresh operation continues while CKE remains low. When CKE goes high, the memory exits the self refresh mode. During self refresh mode, refresh interval and refresh operation are performed internally, so there before is no need for external control. Before executing self refresh, both banks must be precharged.

(Figure. 7 Self refresh entry command)

Burst stop command (/CS, /WE = Low, /RAS, /CAS = High)




This command can stop the current burst operation.

(Figure. 8 Burst stop command in full page mode)

Rev.01 9/33

No operation (/CS = Low, / RAS, /CAS, /WE = High)



Initialization

The synchronous DRAM is initialized in the power-on sequence according to the following:

- 1. To stabilize internal circuits, when power is applied, a 100us or longer pause must precede any signal toggling.
- 2. After the pause, both banks must be precharged using the precharged command (The precharge all banks command is convenient).
- 3. Once the precharge is completed and the minimum tRP is satisfied, the mode register can be programmed.
- 4. Two or more Arto refresh must be performed.

Remanks: 1. The sequence of Mode register programming and Refresh above may be transposed.

2. CKE and DQM must be held high until the precharge command is issued to ensure data-bus Hi-Z.

Rev.01 10/33

Programming the Mode Register

The mode register is programmed by the Mode register set command using address bits BA through A0 as data inputs. The register retains data until it is reprogrammed or the device loses power.

Options	/CAS Latency	Wrap type	Burst Length
BA through A7	A6 through A4	А3	A2 through A0

Following mode register programming, no command can be issued before at least 2 CLK elapsed.

/CAS Latency

/CAS Latency is the most critical of the parameters begin set. It tells the device how many clocks must elapse before the data will be available.

Burst Length

Burst length is the number of the words that will be output or input in a write cycle. After a read burst is completed, the output bus will become Hi-Z. The burst length is programmable as 1,2,4,8 or full page.


Wrap Type (Burst Sequence)

The wrap type specifies the order in which the burst data will be addressed. This order is programmable as either Sequence or Interleave. The method chosen will depend on the type of CPU in the system. Some microprocessor cache systems are optimized for sequential addressing and others for interleaved.


Rev.01 11/33

eovex 64Mb SDRAM

Simplified State Diagram



Address Input for Mode Register Set



Rev.01 13/33

Burst Type (A3)


Burst Length	A2 A1 A0	Sequential Addressing	Interleave Addressing
2	XX0	0 1	0 1
2	XX1	1 0	1 0
	X00	0 1 2 3	0123
4	X 0 1	1230	1032
4	X10	2301	2301
	X11	3012	3210
	000	01234567	01234567
	0 0 1	12345670	10325476
	010	23456701	23016745
0	011	34567012	32107654
8	100	45670123	45670123
	101	56701234	54761032
	110	67012345	67452301
	111	70123456	76543210
Full Page *	nnn	Cn Cn+1 Cn+2	-

^{*} Page length is a function of I/O organization and column addressing x32 (CA0 ~ CA7): Full page = 256 bits

Rev.01 14/33

Precharge

The precharge command can be issued anytime after tRAS (min.) is satisfied. Soon After the precharge command is issued, precharge operation performed and the synchronous DRAM enters the idle state after tRP is satisfied. The parameter tRP is the time required to perform the precharge. The earliest timing in a read cycle that a precharge command can be issued without losing any data in the burst is as follows. It is depends on the /CAS latency and clock cycle time.



In order to write all data to the memory cell correctly, the asynchronous parameter tDPL must be satisfied. The tDPL (min.) specification defines the eariliest time that a precharge command can be issued. Minimum number of clocks is calculated by dividing tDPL(min.) with clock cycle time. In a word, the precharge command can be issued relative to reference clock that indicates the last data word is valid. The minus in the following table means clocks before the reference and the plus means time after the reference.

/CAS latency	Read	Write			
2	-1	+ tDPL(min.)			
3	-2	+ tDPL (min.)			


Rev.01 15/33

Auto precharge

During a read or write command cycle, A10 controls whether auto precharge is selected. A10 high in the Read or Write command (Read with Auto precharge command or Write with Auto precharge command), auto precharge is selected and begins automatically. The tRAS must be satisfied with a read with auto precharge or a write with auto precharge operation. In addition, the next activate command to the bank being precharged cannot be executed until the precharge cycle ends. In read cycle, once auto precharge has started, an activate command to the bank can be issued after tRP has been satisfied

Read with Auto Precharge

During a read cycle, the auto precharge begins same as (/CAS latency of 2) or one clock earlier (/CAS latency of 3) the last data word output.




Remanks: Read AP means Read with auto precharge

Rev.01 16/33

Write with Auto Precharge

During write cycle, the auto precharge starts at the timing that is equal to the value of the tDPL(min.) after the last dataword input to the device.



Remanks: Write AP means Write with auto precharge

In summary, the auto precharge begins relative to a reference clock that indicates the last data word is valid. In the following table minus means clocks before the reference plus means after the reference.


/CAS latency	Read	Write
2	-1	+ tDPL(min.)
3	-2	+ tDPL (min.)

Rev.01 17/33

Read / Write command interval


Read to read command interval

During a read cycle, when new Read command is issued, it will be effective after / CAS latency, even if the previous read operation does not completed. Read will be interrupted by another Read. The interval between the commands is 1 cycle minimum. Each Read command can be issued in every clock without any restriction.



Write to write command interval


During a write cycle, when new write command is issued, the previous burst will terminate and the new burst will begin with a new write command. Write will be interrupted by another Write. The interval between the commands is minimum 1 cycle. Each write command can be issued in every clock without any restriction.



Rev.01 18/33

Write to read command interval


Write and Read command interval is also 1 cycle. Only the write data before read command will be written. The data bus must be Hi-Z at least one cycle prior to the first Dout.




Rev.01 19/33

Read to write command interval

During a read cycle, Read can be interrupt by Write. The read and write command interval is 1 cycle minimum. There's a restriction to avoid data conflict. The data bus must be Hi-Z using DQM before write.



Read can be interrupted by Write. DQM must be high at least 3 clicks prior to the write command.




Rev.01

Burst terminate


There are two ways to terminate a burst operation other than using a Read or a Write command. One is the burst stop command and the other is the precharge command.

Burst stop command

During a read cycle, when the burst stop command is issued, the burst read are terminated and the data bus goes to Hi-Z after the /CAS latency from the burst stop command.



During a write cycle, when the burst stop command is issued, the burst write data are terminated and the data bus goes to Hi-Z at the same clock with the burst stop command.




B L = don't care

Precharge Termination


Precharge Termination in READ Cycle

During a read cycle, the burst read operation is terminated by a precharge command. When the precharge command is issued, the burst read operation is terminated and precharge starts. The same banks can be activated again after tRP from the precharge command. To issue a precharge command, tRAS must be satisfied.

When /CAS Latency is 2, the read data will remain valid until two clocks after the precharge command.



When /CAS Latency is 3, the read data will remain valid until two clocks after the precharge command.




B L = don't care , CL= 3

Rev.01 22/33


Precharge Termination in Write Cycle

During a write cycle, the burst write operation is terminated by a precharge command. When the precharge command is issued, the burst write operation is terminated and precharge starts. The same banks can be activated again after tRP from the precharge command. To issue a precharge command, tRAS must be satisfied.

When /CAS Latency is 2, the write data written prior to the precharge command will be correctly stored. However, invalid data may be written at the same clock as the precharge command. In order to avoid this situation, DQM must be high at the same clock as the precharge command. This will mask the invalid data.



When /CAS Latency is 3, the write data written prior to the precharge command will be correctly stored. However, invalid data may be written at the same clock as the precharge command. In order to avoid this situation, DQM must be high at the same clock as the precharge command. This will mask the invalid data.



Rev.01 23/33

eovex 64Mb SDRAM

Truth Table

1. Command Truth Table (EM482M3244VTA)

Command	Cumbal	CI	KE	100	/DAC	/CAC	/\A/E	ВА	A40	AO AO
Command	Symbol	n-1	n	/CS	/KAS	/CAS	/WE	DA	AIU	A9~A0
Ignore Command	DESL	Н	Х	Н	Х	Х	Х	Х	Х	Х
No operation	NOP	Н	Х	L	Н	Н	Η	Х	Х	Х
Burst stop	BSTH	Н	Х	L	Н	Н	L	Х	Х	Х
Read	READ	Н	Х	L	Н	L	Η	V	L	V
Read with auto pre-charge	REA DA	Н	Х	L	Н	L	Н	V	Н	V
Write	WRIT	Н	Х	L	Н	L	L	V	L	V
Write with auto pre-charge	WRITA	Н	Х	L	L	Н	Н	V	Н	V
Bank activate	ACT	Н	Х	L	L	Н	Н	V	V	V
Pre-charge select bank	PRE	Н	Х	L	L	Н	L	V	L	Х
Pre-charge all banks	PALL	Н	Х	L	L	Н	L	Х	Н	Х
Mode register set	MRS	Н	Х	L	L	L	L	Ĺ	L	V

Note: H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

2. DQM Truth Table

Command	Cymahal	CI	/cs	
Command	Symbol	n-1	n	/65
Data w rite / output enable	ENB	Н	Х	Н
Data mask / output disable	MASK	Н	Х	L
Upper byte w rite enable / output enable	BSTH	Н	Х	L
Read	READ	Н	Х	L
Read w ith auto pre-charge	READA	Н	Х	L
Write	WRIT	Н	Х	L
Write w ith auto pre-charge	WRITA	Н	Х	L
Bank activate	ACT	Н	Х	L
Pre-charge select bank	PRE	Н	Х	L
Pre-charge all banks	PALL	Н	Х	L
Mode register set	MRS	Н	Х	L

 $\textbf{Note}: \ \mathsf{H} = \mathsf{High} \ \mathsf{level}, \ \mathsf{L} = \mathsf{Low} \ \mathsf{level}, \ \mathsf{X} = \mathsf{High} \ \mathsf{or} \ \mathsf{Low} \ \mathsf{level} \ (\mathsf{Don't} \ \mathsf{care}), \ \mathsf{V} = \mathsf{Valid} \ \mathsf{data} \ \mathsf{input}$

3. CKE Truth Table

Command	Command	Symbol	Cł	KE	/CS	/DAG	/CAS	/\ A /E	Addr.
Command	Command	Symbol	n-1	n	/63	/KAS	/CAS	/VV	Addi.
Activating	Clock suspend mode entry		Н	L	Х	Х	Х	Χ	Х
Any	Clock suspend mode		L	L	Х	Х	Х	Χ	Х
Clock suspend	Clock suspend mode exit		L	Н	Х	Х	Х	X	Х
ldle	CBR refresh command	REF	Н	Н	L	L	L	Н	Х
ldle	Self refresh entry	SELF	Н	L	L	L	L	Н	Х
Self refresh	Self refresh exit		L	Н	L	Н	Н	Н	Х
Sentellesn	Seli refresti exit		L	Н	Н	Х	Х	Χ	Х
ldle	Pow er dow n entry		Н	L	Х	Х	Х	Χ	Х
Power down	Pow er dow n exit		L	Н	Х	Х	Х	Χ	Х

Remark H = High level, L = Low level, X = High or Low level (Don't care)

Rev.01

24/33

4. Operative Command Table

Current state	/CS	/R	/C	w	Addr.	Command	Action	Notes
	Н	Х	Х	Х	Х	DESL	Nop or pow er dow n	2
	L	Н	Н	Х	Х	NOP or BST	Nop or pow er dow n	2
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL	3
lalla.	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	3
ldle	L	L	Н	Н	BA/RA	ACT	Row activating	
	L	L	Н	L	BA, A10	PRE/PALL	Nop	
	L	L	L	Н	Х	REF/SELF	Refresh or self refresh	4
	L	L	L	L	Op-Code	MRS	Mode register accessing	
	Н	Χ	Х	Х	Х	DESL	Nop	
	L	Н	Н	Х	Х	NOP or BST	Nop	
	L	Н	L	Н	BA/CA/A10	READ/READA	Begin read : Determine AP	5
Daw astiva	L	Н	L	L	BA/CA/A10	WRIT/WRITA	Begin w rite : Determine AP	5
Row active	L	L	Н	Н	BA/RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PALL	Precharge	6
	L	L	L	Н	Х	REF/SELF	ILLEGAL	4
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Χ	Х	Х	Х	DESL	Continue burst to end → Row active	
	L	Н	Н	Н	Х	NOP	Continue burst to end → Row active	
	L	Н	Н	L	Х	BST	Burst stop → Row active	
	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, new read : Determine AP	7
Read	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, start w rite : Determine AP	7, 8
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	3
	L	L	Н	L	BA/A10	PRE/PALL	Terminate burst, pre-charging	4
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Χ	Χ	Х	Х	DESL	Continue burst to end → Write recovering	
	L	Н	Н	Н	Х	NOP	Continue burst to end → Write recovering	
	L	Н	Н	L	Х	BST	Burst stop → Row active	
	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, start read : Determine AP7, 8	7,8
Write	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, new write: Determine AP7	7
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	3
	L	L	Н	L	BA/A10	PRE/PALL	Terminate burst, pre-charging	9
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	

 \mathbf{Remark} H = High level, L = Low level, X = High or Low level (Don't care)

Rev.01 25/33

Current state	/CS	/R	/C	w	Addr.	Command	Action	Notes
	Н	Х	Х	Х	Х	DESL	Continue burst to end → Precharging	
	L	Н	Н	Н	Х	NOP	Continue burst to end → Precharging	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL	3
Read with AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Х	х	х	Х	DESL	burst to end → Write recovering w ith auto precharge	
	L	Н	Н	Н	х	NOP	Continue burst to end → Write recovering with auto precharge	
	L	Ι	Н	L	Х	BST	ILLEGAL	
Write with AP	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL	3
	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Х	Х	Х	Х	DESL	Nop → Enter idle after tRP	
	L	Н	Н	Н	Х	NOP	Nop → Enter idle after tRP	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL	3
Precharging	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PALL	Nop → Enter idle after tRP	
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Х	Х	Х	Х	DESL	Nop → Enter idle after tRCD	
	L	Н	Н	Н	Х	NOP	Nop → Enter idle after tRCD	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL	3
Row activating	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	3
3	L	L	Н	Н	BA/RA	ACT	ILLEGAL	3,10
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	Н	X	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	

 $\textbf{Remark} \ \ \textbf{H} = \textbf{High level}, \ \textbf{L} = \textbf{Low} \ \ \textbf{level}, \ \textbf{X} = \textbf{High or Low} \ \ \textbf{level} \ \ \textbf{(Don't care)}, \ \textbf{AP} = \textbf{Auto Precharge}$

Rev.01 26/33

Current state	/cs	/R	/C	w	Addr.	Command	Action	Notes
	Н	Х	Х	Х	Х	DESL	$Nop \to Enter\;row\;\;active\;after\;tdPL$	
	L	Н	Н	Н	Х	NOP	$Nop \to Enter\ row\ active\ after\ tdpl$	
	L	Н	Н	L	Х	BST	$Nop \to Enter\ row\ active\ after\ tdpl$	
	L	Н	L	Н	BA/CA/A10	READ/READA	Start read, Determine AP	
Write recovering	L	Н	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP	8
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Х	Х	Х	Х	DESL	Nop → Enter precharge after tDPL	
	L	Н	Н	Н	Х	NOP	Nop → Enter precharge after tDPL	
	L	Н	Н	L	Х	BST	Nop → Enter precharge after tDPL	
l	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL	3,8
Write recovering with AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	3
Williar	L	L	Н	Н	BA/RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Х	Х	Х	Х	DESL	Nop → Enter idle after trc	
	L	Н	Н	Х	Х	NOP/ BST	Nop → Enter idle after trc	
Refreshing	L	Н	L	Х	Х	READ/WRIT	ILLEGAL	
	L	L	Н	Х	Х	ACT/PRE/PALL	ILLEGAL	
	L	L	L	Х	Х	REF/SELF/MRS	ILLEGAL	
	Н	Х	Х	Х	Х	DESL	Nop	
	L	Н	Н	Н	Х	NOP	Nop	
Mode Register	L	Н	Н	L	Х	BST	ILLEGAL	
Accessing	L	Н	L	Х	Х	READ/WRIT	ILLEGAL	
	L	L	х	х	Х	ACT/PRE/PALL/ REF/SELF/MRS	ILLEGAL	

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Precharge

Notes 1. All entries assume that CKE was active (High level) during the preceding clock cycle.

- 2. If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Power down mode. All input buffers except CKE will be disabled.
- 3. Illegal to bank in specified states;
 - → Function may be legal in the bank indicated by Bank Address (BA0/1), depending on the state of that bank.
- **4.** If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Self refresh mode. All input buffers except CKE will be disabled.
- 5. Illegal if tRCD is not satisfied.
- 6. Illegal if tras is not satisfied.
- 7. Must satisfy burst interrupt condition.
- 8. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 9. Must mask preceding data w hich don't satisfy tDPL.
- 10. Illegal if trrd is not satisfied.

Rev.01 27/33

5. Command Truth Table for CKE

Current	Cł	ΚE	/00	-	, ₀	047	A.1.1.	A	Nata
state	n-1	n	/CS	/R	/C	/W	Addr.	Action	Notes
	Н	Х	Х	Х	Х	Х	Х	INVALID, CLK (n – 1) w ould exit self refresh	
	L	Н	Н	Х	Х	Х	Х	Self refresh recovery	
0 - 16 6 1	L	Н	L	Н	Н	Χ	Х	Self refresh recovery	
Self refresh	L	Н	L	Н	L	Х	Х	ILLEGAL	
	L	Н	L	L	Х	Х	Х	ILLEGAL	
	L	L	Х	Х	Х	Х	Х	Maintain self refresh	
	Н	Н	Н	Х	Х	Х	Х	ldle after trc	
	Н	Н	L	Н	Н	Х	Х	Idle after trc	
	Н	Н	L	Н	L	Х	Х	ILLEGAL	
Self refresh	Н	Н	L	L	Х	Х	Х	ILLEGAL	
recovery	Н	L	Н	Χ	Х	Х	Х	ILLEGAL	
	Н	L	L	Н	Н	Х	Х	ILLEGAL	
	Н	L	L	Н	L	Х	Х	ILLEGAL	
	Н	L	L	L	Х	Х	Х	ILLEGAL	
	Н	Х	Х	Х	Х	Х	Х	INVALID, CLK(n-1) would exit power down	
Power down	L	Н	Х	Х	Х	Х	Х	Exit pow er dow $n \rightarrow Idle$	
	L	L	Х	Х	Х	Х	Х	Maintain pow er dow n mode	
	Н	Н	Н	Х	Х	Х		Refer to operations in Operative Command Table	
	Н	Н	L	Н	Х	Х		Refer to operations in Operative Command Table	
	Н	Н	L	L	Н	Х		Refer to operations in Operative Command Table	
	Н	Н	L	L	L	Н	Х	Refresh	
	Н	Н	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
Both banks idle	Н	L	Н	Х	Х	Х		Refer to operations in Operative Command Table	
lule	Н	L	L	Н	Х	Х		Refer to operations in Operative Command Table	
	Н	L	L	L	Н	Х		Refer to operations in Operative Command Table	
	Н	L	L	L	L	Н	Х	Self refresh	1
	Н	L	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
	L	Х	Х	Х	Х	Х	Х	Pow er dow n	1
Row active	Н	Х	Х	Χ	Х	Х	Х	Refer to operations in Operative Command Table	
ROW active	L	Х	Х	Χ	Х	Х	Х	Pow er dow n	1
_	Н	Н	Х	Χ	Х	Х		Refer to operations in Operative Command Table	
Any state	Н	L	Х	Χ	Х	Х	Х	Begin clock suspend next cycle	2
other than listed above	L	Н	Х	Χ	Х	Х	Х	Exit clock suspend next cycle	
iisteu above	L	L	Х	Х	Х	Х	Х	Maintain clock suspend	

 $\mathbf{Remark}: H = High level, L = Low level, X = High or Low level (Don't care)$

Notes 1. Self refresh can be entered only from the both banks idle state.

Pow er down can be entered only from both banks idle or row active state.

2. Must be legal command as defined in Operative Command Table.

Rev.01 28/33

Absolute Maximum Ratings

Symbol	Item	Rating	Units
VIN, VOUT	Input, Output Voltage	-0.3 ~ 4.6	V
VDD, VDDQ	Power Supply Voltage	-0.3 ~ 4.6	V
Тор	Operating Temperature	0 ~ 70	°C
Тѕтс	Storage Temperature	-55 ~ 150	°C
PD	Power Dissipation	1	W
los	Short Circuit Current	50	mA

Note: Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended DC Operation Conditions ($Ta = 0 \sim 70$ °C)

Symbol	Parameter	Min.	Typical	Max.	Units
V DD	Power Supply Voltage	3.0	3.3	3.6	٧
V DDQ	Power Supply Voltage (for I/O Buffer)	3.0	3.3	3.6	٧
ViH	Input logic high voltage	2.0		VDD+0.3	٧
VIL	Input logic low voltage	-0.3		0.8	٧

Note: 1. All voltage referred to Vss.

2. VIH (max) = 5.6V for pulse w idth $\leq 3ns$

3. VIL (min) = -2.0V for pulse w idth \leq 3ns

Capacitance (Vcc = 3.3V, f = 1MHz, Ta = 25°C)

Symbol	Parameter	Min.	Max.	Units
Сськ	Clock capacitance	2.5	4.0	pF
Cı	Input capacitance for CLK, CKE, Address, /CS, /RAS, /CAS, /WE, DQM0 ~ 3	2.5	4.5	pF
Co	Input/Output capacitance	4.0	6.5	pF

Rev.01 29/33

Recommended DC Operating Conditions

 $(VDD = 3.3V + -0.3 V, Ta = 0 \sim 70 °C, Ta = -40 to 85 °C for -61)$

Parameter	Cumbal	Test condition		M	Linita	Notes					
Parameter	Symbol	rest condition		-5	-6/61	-7	-7L	Units	notes		
		Burst length = 1,	CL=3	120	100	90	80				
Operating current	ICC1	trc ≥ trc (min), IOL = 0 mA, One bank active CL=2		-	-	-	-	mA	1		
Precharge standby	ICC2P	CKE ≤ VIL (max.), tck = 15 ns			•	1		mA			
current in power down mode	ICC2PS	CKE ≤ VIL (max.), tck = ∞			•	1		mA			
Precharge standby	ICC2N	CKE \geq VIL (min.), tck = 15 ns, /CS \geq VIH (min.)Input signals at one time during 30ns	re changed	35				mA			
current in non-power down mode	ICC2NS	CKE ≥ V IL (min.), tcκ = ∞ Input signals are stable	10				mA				
Active standby current	ІСС3Р	CKE ≤ V IL(max), tcκ = 15ns		ţ	mA						
in power down mode	ICC3PS	CKE \leq V IL(max), tck = ∞	1				mA				
Active standby current in non-power down							60				
mode	ICC3NS	CKE ≥ V ι∟(min), tcκ = ∞ Input signals are stable	30			mA					
operating current	ICC4	tccd = 2CLKs , loL = 0 mA	CL=3 CL=2	190	160	140	140	mA	2		
(Burst mode) Refresh current	ICC5	trc ≥ trc(min.)	125	120	- 110	110	mA	3			
. tonoon ounone	1000	0.0 = 0.0(mm.)		1					4		
Self Refresh current	ICC6	CKE ≤ 0.2V	CKE ≤ 0.2V					mA	5		

Note: 1. ICC1 depends on output loading and cycle rates.

Specified values are obtained with the output open. Input signals are changed only one time during tCK(min)

ICC4 depends on output loading and cycle rates.
 Specified values are obtained with the output open.
 Input signals are changed only one time during tCK(min)


- 3. Input signals are changed only one time during tCK(min)
- 4. Standard pow er version.
- 5. Low power version.

Recommended DC Operating Conditions (Continued)

Parameter	Symbol	Test condition		Max.	Unit
Input leakage current	lıL	$0 \le VI \le VDDQ$, $VDDQ=VDD$ All other pins not under test=0 V	-0.5	+0.5	uA
Output leakage current	loL	0 ≤ VO ≤ VDDQ, DOUT is disabled	-0.5	+0.5	uA
High level output voltage	Vон	lo = -4mA	2.4		V
Low level output voltage	Vol	Io = +4mA		0.4	٧

AC Operating Test Conditions $(VDD = 3.3V + /-0.3 V, Ta = 0 \sim 70^{\circ}C)$

Output Reference Level	1.4V/1.4V
Output Load	See diagram as below
Input Signal Level	2.4V/0.4V
Transition Time of Input Signals	2ns
Input Reference Level	1.4V



Rev.01 31/33

Operating AC Characteristics

 $(VDD = 3.3V + -0.3 V, Ta = 0 \sim 70^{\circ}C, Ta = -40 \text{ to } 85^{\circ}C \text{ for } -61)$


Parameter		Ols all		5	-6	-6/6I -7		-7L		11:4	Note a	
		Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	notes
Clask avalatima	CL = 3		5	1000	6	1000	7	1000	7	1000	ns	
Clock cycle time	CL = 2	tck	7	1000	7.5	1000	8	1000	10		ns	
Access time from CLK	CL = 3	tAC		4.5		5.5		5.5		5.5	ns	
Access time nom CER	CL = 2	LAC.		5.5		5.5		6			ns	
CLK high level width		tсн	2		2		2		2		ns	
CLK low level width		tcL	2		2		2		2		ns	
Data-out hold time	CL = 3	toн	1.5		2		2		2		ns	2
Data-out note time	CL = 2	ton							2		ns	
Data-out high impedance time	CL = 3	tHZ		5		6		7		7	ns	
Data-out high impedance time	CL = 2									7	ns	
Data-out low impedance time		tLZ	0		0		0		0		ns	
Input hold time		tıн	1		1		1		1		ns	
Input setup time		tıs	1.5		1.5		2		2		ns	
ACTIVE to ACTIVE command per	iod	trc	54		60		65		65		ns	3
ACTIVE to PRECHARGE comma	nd period	tras	40	100k	42	100k	45	100k	45	100k	ns	3
PRECHARGE to ACTIVE comma	nd period	tRP	18		18		18		18		ns	3
ACTIVE to READ/WRITE delay tin	ne	trcd	18		18		18		18		ns	3
ACTIVE(one) to ACTIVE(another) command		trrd	10		12		14		16		ns	3
READ/WRITE command to READ/WRITE command		tccd	1		1		1		1		CLK	
Data-in to PRECHARGE command		tDPL	2		2		2		2		CLK	
Data-in to BURST stop command		tBDL	1		1		1		1		CLK	
Data-out to high impedance from CL =		tron	3		3		3		3		CLK	
PRECHARGE command	CL = 2	LIKOI1	2		2		2		2		CLK	
Refresh time(4,096 cycle)		tref		64		64		64		64	ms	

Note:

- 1. All voltages referenced to Vss.
- 2. tHz defines the time at which the output achieve the open circuit condition and is not referenced to output voltage levels.
- These parameters account for the number of clock cycle and depend on the operating frequency of the clock, as follows:
 The number of clock cycles = Specified value of timing/clock period (Count fractions as a whole number)

Rev.01 32/33

Package Dimension



^{*} EOREX reserves the right to change products or specification without notice.

Rev.01 33/33