

## High Voltage Isolated MOSFET Driver

### Ordering Information

Package Options	
8-Pin Narrow Body SOIC	8-Pin Plastic DIP
HT0440LG	HT0440N4

### Features

- $\pm 400\text{V}$  input to output isolation
- $\pm 700\text{V}$  isolation between outputs
- No external voltage supply required
- Dual isolated output drivers
- Option of internal or external clock

### Applications

- Telecommunications
- Modems
- Solid state relays
- High side switches
- High end audio switches
- Avionics
- ATE

### Absolute Maximum Ratings

Input to Output Isolation Voltage, $V_{ISO}$	$\pm 400\text{V}$
Logic Input Voltage, $V_A, V_B$	$-0.5$ to $+7.0\text{V}$
Operating Temperature	$-40^\circ\text{C}$ to $+85^\circ\text{C}$
Storage Temperature	$-55^\circ\text{C}$ to $+150^\circ\text{C}$


Note: All voltages are referenced to ground.

For detailed circuit and application information, please refer to application note #AN-D26.

### General Description

The Supertex HT0440 is a dual high voltage isolated driver utilizing Supertex's proprietary HVC MOS<sup>®</sup> technology. It is designed to drive discrete MOSFETs configured as bidirectional or unidirectional switches. It can drive N-channel MOSFETs as high side switches up to 400V. The HT04 generates two independent DC isolated voltages to the outputs,  $V_{OUTA}$  and  $V_{OUTB}$  when logic inputs A and B are at logic high. The internal clock of the HT04 can be disabled by applying an external clock signal to the CLK pin. This allows the power dissipation and AC characteristics to be tailored to meet specific needs. The HT04 does not require any external power supplies. The internal supply voltage is supplied by either of the two logic inputs A or B when they are at logic high.

### Pin Configuration



## Electrical Characteristics

(over recommended operating conditions,  $T_A = 25^\circ\text{C}$  unless otherwise specified)

### DC Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$I_{IHA}, I_{IHB}$	Logic high input current (per input)			500	$\mu\text{A}$	$V_A = 3.5\text{V}, V_B = 3.5\text{V}, \text{CLK} = 0\text{V}$
				250	$\mu\text{A}$	$V_A = 3.5\text{V}, V_B = 3.5\text{V}, \text{CLK} = 500\text{KHz}$
				1.0	$\text{mA}$	$V_A = 3.5\text{V}, V_B = 3.5\text{V}, \text{CLK} = 2.0\text{MHz}$
				2.0	$\text{mA}$	$V_A = 5.5\text{V}, V_B = 5.5\text{V}, \text{CLK} = 0\text{V}$
				1.0	$\text{mA}$	$V_A = 5.5\text{V}, V_B = 5.5\text{V}, \text{CLK} = 500\text{KHz}$
$V_{OUTA}, V_{OUTB}$	Output Voltage	6.0			V	$V_A = 3.15\text{V}, V_B = 3.15\text{V}, \text{CLK} = 0\text{V}, \text{no load}$
		5.0			V	$V_A = 3.15\text{V}, V_B = 3.15\text{V}, \text{CLK} = 500\text{KHz}, \text{no load}$
		6.0			V	$V_A = 3.15\text{V}, V_B = 3.15\text{V}, \text{CLK} = 2.0\text{MHz}, \text{no load}$
		10.0			V	$V_A = 4.5\text{V}, V_B = 4.5\text{V}, \text{CLK} = 0\text{V}, \text{no load}$
		8.0			V	$V_A = 4.5\text{V}, V_B = 4.5\text{V}, \text{CLK} = 500\text{KHz}, \text{no load}$
$I_{ILA}$	Logic low input A current			10	$\mu\text{A}$	$V_A = 0.5\text{V}, V_B = \text{high}$
$I_{ILB}$	Logic low input B current			10	$\mu\text{A}$	$V_A = \text{high}, V_B = 0.5\text{V}$
$I_{ILQ}$	Quiescent current			10	$\mu\text{A}$	$V_A = 0.5\text{V}, V_B = 0.5\text{V}$
$V_{ISO}$	Input to output isolation voltage	$\pm 400$			V	
$V_{CISO}$	Output to output isolation voltage	$\pm 700$			V	

### AC Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$t_{d(ON)}$	Turn on delay time			50	$\mu\text{s}$	See timing diagram and test circuit $\text{CLK} = 0\text{V}, C_L = 600\text{pF}$
$t_r$	Rise time			650	$\mu\text{s}$	
$t_{d(OFF)}$	Turn off delay time			150	$\mu\text{s}$	
$t_f$	Fall time			3.0	ms	

### Recommended Conditions

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
CLK	External clock frequency	0.5		2.0	MHz	
$V_{IHCLK}$	Clock input high voltage	3.15		5.5	V	
$V_{ILCLK}$	Clock input low voltage	0		0.5	V	
$V_{IH}$	Logic input high voltage	3.15		5.5	V	
$V_{IL}$	Logic input low voltage	0		0.5	V	
$T_A$	Operating temperature	-40		+85	$^\circ\text{C}$	


## Truth Table\*

A	B	CLK	V <sub>OUTA</sub>	V <sub>OUTB</sub>	Internal Clock
0	0	0	Off	Off	Off
0		0	Off	On	On
	0	0	On	Off	On
1	1**	0	On	On	On
0	0	Clk	Off	Off	Off
0		Clk	Off	On	Off
	0	Clk	On	Off	Off
1	1**	Clk	On	On	Off


\*CLK pin must be connected to ground when the internal clock is required.

\*\*Due to the self powering nature of the HT04, when both A and B are logic high, the inputs are internally connected together. To return to individual channel operation, return both inputs to logic low. This transition plus raising the required channel high should occur in less time than the T<sub>OFF</sub> specification.

## Block Diagram



## Timing Diagram



## Test Circuit

